SN8P1602A datasheet(39/76 Pages) SONIX

39 / 76 page

SN8P1602B

8-Bit Micro-Controller

SONiX TECHNOLOGY CO., LTD

Page 39

Version 1.1

OSCM REGISTER DESCRIPTION

The OSCM register is an oscillator control register. It controls oscillator status, system mode, watchdog timer clock

rate.

0CAH

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

OSCM

WTCKS

WDRST

CPUM1

CPUM0

CLKMD

STPHX

Read/Write

R/W

After reset

STPHX: External high-speed oscillator control bit. 0 = free run, 1 = stop. This bit only controls external high-speed

oscillator. If STPHX=1, the internal low-speed RC oscillator is still running.

CLKMD: System high/Low clock mode: bit 0 = normal (dual) mode, 1 = slow mode.

CPUM1, CPUM0: CPU operating mode control bit:

00 = normal

01 = sleep (power down) mode

10 = green mode

11 = reserved.

WDRST: Watchdog timer reset bit

0 = Non-reset

1 = clear the watchdog timer’s counter.

Please refer to the “watchdog timer chapter” for detailed information.

WTCKS: Watchdog clock source

0 = Fcpu

1 = internal RC low clock

SN8P1602A 数据表(PDF) 39 Page - SONiX Technology Company

SN8P1602A 数据表(HTML) 39 Page - SONiX Technology Company

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载