数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM48L940 数据表(PDF) 79 Page - Texas Instruments

Click here to check the latest version.
部件名 RM48L940
功能描述  RM48Lx40 16/32-Bit RISC Flash Microcontroller
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

RM48L940 数据表(HTML) 79 Page - Texas Instruments

Back Button RM48L940 Datasheet HTML 75Page - Texas Instruments RM48L940 Datasheet HTML 76Page - Texas Instruments RM48L940 Datasheet HTML 77Page - Texas Instruments RM48L940 Datasheet HTML 78Page - Texas Instruments RM48L940 Datasheet HTML 79Page - Texas Instruments RM48L940 Datasheet HTML 80Page - Texas Instruments RM48L940 Datasheet HTML 81Page - Texas Instruments RM48L940 Datasheet HTML 82Page - Texas Instruments RM48L940 Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 152 page
background image
RM48L940
RM48L740
RM48L540
www.ti.com
SPNS175
– SEPTEMBER 2011
4.13 On-Chip SRAM Initialization and Testing
4.13.1 On-Chip SRAM Self-Test Using PBIST
4.13.1.1 Features
Extensive instruction set to support various memory test algorithms
ROM-based algorithms allow application to run TI production-level memory tests
Independent testing of all on-chip SRAM
4.13.1.2 PBIST RAM Groups
Table 4-25. PBIST RAM Grouping
Test Pattern (Algorithm)
March 13N(1)
March 13N(1)
triple read
triple read
two port
single port
Memory
RAM Group
Test Clock
MEM Type
slow read
fast read
(cycles)
(cycles)
ALGO MASK
ALGO MASK
ALGO MASK
ALGO MASK
0x1
0x2
0x4
0x8
PBIST_ROM
1
ROM CLK
ROM
X
X
STC_ROM
2
ROM CLK
ROM
X
X
DCAN1
3
VCLK
Dual Port
25200
DCAN2
4
VCLK
Dual Port
25200
DCAN3
5
VCLK
Dual Port
25200
ESRAM1
6
HCLK
Single Port
266280
MIBSPI1
7
VCLK
Dual Port
33440
MIBSPI3
8
VCLK
Dual Port
33440
MIBSPI5
9
VCLK
Dual Port
33440
VIM
10
VCLK
Dual Port
12560
MIBADC1
11
VCLK
Dual Port
4200
DMA
12
HCLK
Dual Port
18960
N2HET1
13
VCLK
Dual Port
31680
HET TU1
14
VCLK
Dual Port
6480
RTP
15
HCLK
Dual Port
37800
MIBADC2
18
VCLK
Dual Port
4200
N2HET2
19
VCLK
Dual Port
31680
HET TU2
20
VCLK
Dual Port
6480
ESRAM5
21
HCLK
Single Port
266280
ESRAM6
22
HCLK
Single Port
266280
23
8700
Dual Port
ETHERNET
24
VCLK3
6360
25
Single Port
133160
ESRAM8
28
HCLK
Single Port
266280
(1)
There are several memory testing algorithms stored in the PBIST ROM. However, TI recommends the March13N algorithm for
application testing.
The PBIST ROM clock frequency is limited to 100MHz, if 100MHz
< HCLK <= HCLKmax, or HCLK, if
HCLK
<= 100MHz.
The PBIST ROM clock is divided down from HCLK. The divider is selected by programming the ROM_DIV
field of the Memory Self-Test Global Control Register (MSTGCR) at address 0xFFFFFF58.
Copyright
© 2011, Texas Instruments Incorporated
System Information and Electrical Specifications
79
Submit Documentation Feedback
focus.ti.com: RM48L940 RM48L740 RM48L540



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com