| 数据搜索系统,热门电子元器件搜索 |
|
SN74LVC125AMDREP 数据表(PDF) 1 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
SN74LVC125AMDREP 数据表(HTML) 1 Page - Texas Instruments |
|
1 / 12 page ![]() www.ti.com FEATURES PW PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 14 13 12 11 10 9 8 1OE 1A 1Y 2OE 2A 2Y GND VCC 4OE 4A 4Y 3OE 3A 3Y DESCRIPTION/ORDERING INFORMATION SN74LVC125A-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCAS739C – DECEMBER 2003 – REVISED DECEMBER 2006 • Controlled Baseline • Typical V OHV (Output VOH Undershoot) >2 V at V CC = 3.3 V, TA = 25°C – One Assembly/Test Site, One Fabrication Site • Latch-Up Performance Exceeds 250 mA Per JESD 17 • Enhanced Diminishing Manufacturing Sources (DMS) Support • ESD Protection Exceeds JESD 22 • Enhanced Product-Change Notification – 2000-V Human-Body Model (A114-A) • Qualification Pedigree (1) – 200-V Machine Model (A115-A) • Operates From 1.65 V to 3.6 V – 1000-V Charged-Device Model (C101) • Inputs Accept Voltages to 5.5 V • Max t pd of 4.8 ns at 3.3 V • Typical V OLP (Output Ground Bounce) <0.8 V at V CC = 3.3 V, TA = 25°C (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits. This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation. The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment. ORDERING INFORMATION TA PACKAGE(1) ORDERABLE PART NUMBER TOP-SIDE MARKING –40 °C to 85°C TSSOP – PW Reel of 2000 SN74LVC125AIPWREP C125AEP TSSOP – PW Reel of 2000 SN74LVC125AMPWREP(2) 125AMEP –55 °C to 125°C SOIC – D Reel of 2500 SN74LVC125AMDREP 125AMEP (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. (2) Product Preview FUNCTION TABLE (EACH BUFFER) INPUTS OUTPUT Y OE A L H H L L L H X Z Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Copyright © 2003–2006, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
类似零件编号 - SN74LVC125AMDREP |
|
类似说明 - SN74LVC125AMDREP |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |