数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA333W 数据表(PDF) 9 Page - STMicroelectronics

部件名 STA333W
功能描述  2-channel high-efficiency digital audio system Sound Terminal?
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA333W 数据表(HTML) 9 Page - STMicroelectronics

Back Button STA333W Datasheet HTML 5Page - STMicroelectronics STA333W Datasheet HTML 6Page - STMicroelectronics STA333W Datasheet HTML 7Page - STMicroelectronics STA333W Datasheet HTML 8Page - STMicroelectronics STA333W Datasheet HTML 9Page - STMicroelectronics STA333W Datasheet HTML 10Page - STMicroelectronics STA333W Datasheet HTML 11Page - STMicroelectronics STA333W Datasheet HTML 12Page - STMicroelectronics STA333W Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 49 page
background image
STA333W
Pin description
Doc ID 13365 Rev 2
9/49
10
O
OUT1B
Output half bridge 1B
11
PWR
VCC1
Power positive supply
12
PWR
GND1
Power negative supply
13
O
OUT1A
Output half bridge 1A
14
PWR
GND_REG
Internal ground reference
15
PWR
VDD_REG
Internal 3.3-V reference voltage
16
I
CONFIG
Paralleled mode command
17
-
N.C.
No internal connection
18
-
N.C.
No internal connection
19
-
N.C.
No internal connection
20
-
N.C.
No internal connection
21
PWR
VDD_DIG
Positive supply digital
22
PWR
GND_DIG
Digital ground
23
I
PWRDN
Power down:
0: power stage is switched off then the PLL is also
switched off (this operation take 13 million clock cycles)
1: normal operation
24
PWR
VDD_PLL
Positive supply for PLL
25
I
FILTER_PLL
Connection to PLL filter
26
PWR
GND_PLL
Negative supply for PLL
27
I
XTI
PLL input clock, 256 * fS, or 384 * fS
28
I
BICKI
I2S serial clock
29
I
LRCKI
I2S left/right clock
30
I
SDI
I2S serial data channel
31
I
RESET
Reset:
0: reset state, power stage is switched off, all registers are
set to default value
1: normal operation
32
O
INT_LINE
Fault interrupt
33
I/O
SDA
I2C serial data, used as SDA_OUT
34
I
SCL
I2C serial clock
35
PWR
GND_DIG
Digital ground
36
PWR
VDD_DIG
Digital supply
--
EP
Exposed pad for ground-plane heatsink, to be connected
to GND
Table 2.
Pin description (continued)
Number
Type
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com