数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC560P54X 数据表(PDF) 23 Page - STMicroelectronics

部件名 SPC560P54X
功能描述  32-bit Power Architecture® based MCU with 1088 KB Flash memory and 80 KB RAM for automotive chassis and safety applications
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC560P54X 数据表(HTML) 23 Page - STMicroelectronics

Back Button SPC560P54X Datasheet HTML 19Page - STMicroelectronics SPC560P54X Datasheet HTML 20Page - STMicroelectronics SPC560P54X Datasheet HTML 21Page - STMicroelectronics SPC560P54X Datasheet HTML 22Page - STMicroelectronics SPC560P54X Datasheet HTML 23Page - STMicroelectronics SPC560P54X Datasheet HTML 24Page - STMicroelectronics SPC560P54X Datasheet HTML 25Page - STMicroelectronics SPC560P54X Datasheet HTML 26Page - STMicroelectronics SPC560P54X Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 104 page
background image
SPC56xP54x, SPC56xP60x
Introduction
Doc ID 18340 Rev 3
23/104
1.5.24
Analog-to-digital converter (ADC)
The ADC module provides the following features:
Analog part:
1 on-chip analog-to-digital converter
10-bit AD resolution
1 sample and hold unit per ADC
Conversion time, including sampling time, less than 1
s (at full precision)
Typical sampling time is 150 ns min. (at full precision)
Differential non-linearity error (DNL) ±1 LSB
Integral non-linearity error (INL) ±1.5 LSB
Total unadjusted error (TUE) <3 LSB
Single-ended input signal range from 0 to 3.3 V / 5.0 V
ADC and its reference can be supplied with a voltage independent from VDDIO
ADC supply can be equal or higher than VDDIO
ADC supply and the ADC reference are not independent from each other (they are
internally bonded to the same pad)
Sample times of 2 (default), 8, 64, or 128 ADC clock cycles
Digital part:
27 input channels (26 + 1 internally connected)
4 analog watchdogs to compare ADC results against predefined levels (low, high,
range) before results are stored
2 operating modes: Normal mode and CTU control mode
Normal mode features
Register-based interface with the CPU: control register, status register, 1 result
register per channel
ADC state machine managing 3 request flows: regular command, hardware
injected command, and software injected command
Selectable priority between software and hardware injected commands
DMA compatible interface
CTU control mode features
Triggered mode only
4 independent result queues (2 × 16 entries, 2 × 4 entries)
Result alignment circuitry (left justified; right justified)
32-bit read mode allows to have channel ID on one of the 16-bit part
DMA compatible interfaces
1.5.25
Cross triggering unit (CTU)
The Cross Triggering Unit (CTU) allows automatic generation of ADC conversion requests
on user selected conditions with minimized CPU load for dynamic configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com