 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
WM8945 数据表(PDF) 21 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8945 数据表(HTML) 21 Page - Wolfson Microelectronics plc |
|
|
21 / 169 page  Production Data WM8945 w PD, May 2011, Rev 4.1 21 Figure 8 Control Interface Timing – 4-wire (SPI) Control Mode (Write Cycle) Note: The data is latched on the 32 nd falling edge of SCLK after 32 bits have been clocked into the device. SCLK (input) SDOUT (output) tDL CS (input) Figure 9 Control Interface Timing – 4-wire (SPI) Control Mode (Read Cycle) Test Conditions DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V, TA = +25 oC, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT CS ¯¯ falling edge to SCLK rising edge tCSU 40 ns SCLK falling edge to CS rising edge tCHO 10 ns SCLK pulse cycle time tSCY 200 ns SCLK pulse width low tSCL 80 ns SCLK pulse width high tSCH 80 ns SDA to SCLK set-up time tDSU 40 ns SDA to SCLK hold time tDHO 10 ns Pulse width of spikes that will be suppressed tps 0 5 ns SCLK falling edge to SDOUT transition tDL 40 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
