WM8960CGEFLSLASHV datasheet(21/91 Pages) WOLFSON

21 / 91 page

Production Data

WM8960

PD, October 2011, Rev 4.1

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R32 (20h)

ADCL Input

Signal Path

LMIC2B

Connect Left Input PGA to Left Input Boost

mixer

0 = Not connected

1 = Connected

LMP2

Connect LINPUT2 to non-inverting input of

Left Input PGA

0 = LINPUT2 not connected to PGA

1 = LINPUT2 connected to PGA (Constant

input impedance)

LMP3

Connect LINPUT3 to non-inverting input of

Left Input PGA

0 = LINPUT3 not connected to PGA

1 = LINPUT3 connected to PGA (Constant

input impedance)

LMN1

Connect LINPUT1 to inverting input of Left

Input PGA

0 = LINPUT1 not connected to PGA

1 = LINPUT1 connected to PGA

R33 (21h)

ADCR Input

Signal Path

RMIC2B

Connect Right Input PGA to Right Input

Boost mixer

0 = Not connected

1 = Connected

RMP2

Connect RINPUT2 to non-inverting input of

Right Input PGA

0 = RINPUT2 not connected to PGA

1 = RINPUT2 connected to PGA (Constant

input impedance)

RMP3

Connect RINPUT3 to non-inverting input of

Right Input PGA

0 = RINPUT3 not connected to PGA

1 = RINPUT3 connected to PGA

(Constant input impedance)

RMN1

Connect RINPUT1 to inverting input of

Right Input PGA

0 = RINPUT1 not connected to PGA

1 = RINPUT1 connected to PGA

Table 3 Input PGA Control

INPUT PGA VOLUME CONTROLS

The input PGAs have a gain range from -17.25dB to +30dB in 0.75dB steps. The gains from the

inverting inputs (LINPUT1 and RINPUT1) to the PGA outputs and from the non-inverting inputs

(LINPUT2/RINPUT2 and LINPUT3/RINPUT3) to the PGA output are always common in differential

configuration and controlled by the register bits LINVOL[5:0] and RINVOL[5:0].

When the Automatic Level Control (ALC) is enabled the input PGA gains are controlled automatically

and the LINVOL and RINVOL bits should not be used.

The left and right input PGAs can be independently muted using the LINMUTE and RINMUTE register

bits.

To allow simultaneous volume updates of left and right channels, PGA gains are not altered until a 1

is written to the IPVU bit.

To prevent "zipper noise", a zero-cross function is provided, so that when enabled, volume updates

will not take place until a zero-crossing is detected. In the event of a long period without zero-

crossings, a timeout function is available. When this function is enabled (using the TOEN register bit),

the volume will update automatically after a timeout. The timeout period is set by TOCLKSEL. Note

that SYSCLK must be running to use this function.

WM8960CGEFL/V 数据表(PDF) 21 Page - Wolfson Microelectronics plc

WM8960CGEFL/V 数据表(HTML) 21 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

WM8960CGEFL/V 数据表(PDF) 21 Page - Wolfson Microelectronics plc

WM8960CGEFL/V 数据表(HTML) 21 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载