| 数据搜索系统,热门电子元器件搜索 |
|
WM8976CGEFL/V 数据表(PDF) 2 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8976CGEFL/V 数据表(HTML) 2 Page - Wolfson Microelectronics plc |
|
2 / 114 page ![]() WM8976 Production Data w PD, Rev 4.5, November 2011 2 TABLE OF CONTENTS TABLE OF CONTENTS......................................................................................... 2 PIN CONFIGURATION .......................................................................................... 4 ORDERING INFORMATION.................................................................................. 4 PIN DESCRIPTION................................................................................................ 5 ABSOLUTE MAXIMUM RATINGS ........................................................................ 6 RECOMMENDED OPERATING CONDITIONS..................................................... 6 ELECTRICAL CHARACTERISTICS ..................................................................... 7 TERMINOLOGY .............................................................................................................. 9 SPEAKER OUTPUT THD VERSUS POWER...................................................... 10 POWER CONSUMPTION.................................................................................... 11 AUDIO PATHS OVERVIEW ................................................................................ 13 SIGNAL TIMING REQUIREMENTS .................................................................... 14 SYSTEM CLOCK TIMING ............................................................................................. 14 AUDIO INTERFACE TIMING – MASTER MODE.......................................................... 14 AUDIO INTERFACE TIMING – SLAVE MODE ............................................................. 15 CONTROL INTERFACE TIMING – 3-WIRE MODE ...................................................... 16 CONTROL INTERFACE TIMING – 2-WIRE MODE ...................................................... 17 INTERNAL POWER ON RESET CIRCUIT .......................................................... 18 DEVICE DESCRIPTION ...................................................................................... 20 INTRODUCTION ........................................................................................................... 20 INPUT SIGNAL PATH ................................................................................................... 22 ANALOGUE TO DIGITAL CONVERTER (ADC) ........................................................... 28 INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)............................................ 32 OUTPUT SIGNAL PATH ............................................................................................... 44 3D STEREO ENHANCEMENT...................................................................................... 51 ANALOGUE OUTPUTS................................................................................................. 51 DIGITAL AUDIO INTERFACES..................................................................................... 66 AUDIO SAMPLE RATES............................................................................................... 71 MASTER CLOCK AND PHASE LOCKED LOOP (PLL) ................................................ 71 COMPANDING .............................................................................................................. 73 GENERAL PURPOSE INPUT/OUTPUT........................................................................ 75 OUTPUT SWITCHING (JACK DETECT)....................................................................... 76 CONTROL INTERFACE................................................................................................ 77 RESETTING THE CHIP ................................................................................................ 78 POWER SUPPLIES....................................................................................................... 79 RECOMMENDED POWER UP/DOWN SEQUENCE.................................................... 80 POWER MANAGEMENT .............................................................................................. 84 REGISTER MAP .................................................................................................. 85 REGISTER BITS BY ADDRESS ................................................................................... 87 DIGITAL FILTER CHARACTERISTICS ............................................................ 103 TERMINOLOGY .......................................................................................................... 103 DAC FILTER RESPONSES ........................................................................................ 104 ADC FILTER RESPONSES ........................................................................................ 104 HIGHPASS FILTER..................................................................................................... 105 5-BAND EQUALISER .................................................................................................. 106 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |