| 数据搜索系统,热门电子元器件搜索 |
|
LCX019AM 数据表(PDF) 5 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
LCX019AM 数据表(HTML) 5 Page - Sony Corporation |
|
5 / 22 page ![]() – 5 – LCX019AM Input Signals 1. Input signal voltage conditions (Vss = 0V) Item H driver input voltage RGT, HST, HCK1, HCK2 (Low) (High) (Low) (High) VHIL VHIH VVIL VVIH VVC Vsig Vcom Vpsig –0.5 4.5 –0.5 4.5 6.8 VVC – 4.5 VVC – 0.3 VVC ± 3.4 0.0 5.0 0.0 5.0 7.0 — VVC – 0.2 VVC ± 3.5 0.3 5.5 0.3 5.5 7.2 VVC + 4.5 VVC – 0.1 VVC ± 3.6 V V V V V V V V V driver input voltage ENB, VCK, PCG, VST, DWN Video signal center voltage Video signal input range∗1 (SIG1 to 6) Common voltage of panel∗2 Uniformity improvement signal input (PSIG)∗3 Symbol Min. Typ. Max. Unit ∗1 Video input signal shall be symmetrical to VVC. ∗2 Common voltage of the panel shall be adjusted to VVC – 0.2 V. ∗3 The uniformity improvement signal PSIG shall be input with the same polarity as video signals SIG1 to 6 and symmetrically with respect to VVC. Also, the PSIG rise and fall shall be synchronized with the PCG pulse rise and the time between the rise trPSIG and fall tfPSIG shall be kept to 800ns or less. (See the figure below.) Uniformity Improvement Signal PSIG Input Waveform Level Conversion Circuit The LCX019AM has a built-in level conversion circuit in the clock input unit on the panel. The input signal level increases to HVDD or VVDD. The VCC of external ICs are applicable to 5 ± 0.5V. trPSIG tfPSIG VVC PSIG PCG 90% 10% |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |