| 数据搜索系统,热门电子元器件搜索 |
|
AD28MSP02 数据表(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD28MSP02 数据表(HTML) 13 Page - Analog Devices |
|
13 / 20 page ![]() AD28msp02 REV. 0 –13– TIMING PARAMETERS Clock Signals Parameter Min Max Unit Timing Requirement: tMCK MCLK Period 76.9 76.9 ns tMKL MCLK Width Low 0.5tMCK – 10 0.5tMCK + 10 ns tMKH MCLK Width High 0.5tMCK – 10 0.5tMCK + 10 ns Switching Characteristic: tSCK SCLK Period 5tMCK ns tSKL SCLK Width Low 3tMCK – 10 3tMCK + 10 ns tSKH SCLK Width High 2tMCK – 10 2tMCK + 10 ns MCLK SCLK t MCK t MKL t MKH tSCK tSKL tSKH Figure 12. Clock Signals Serial Port 3-State Parameter Min Max Unit Switching Characteristic: tSPD CS Low to SDO, SDOFS, SCLK Disable 25 ns tSPE CS High to SDO, SDOFS, SCLK Enable 0 ns tSPV CS High to SDO, SDOFS, SCLK Valid 10 ns CS SDO SDOFS SCLK tSPD t SPE t SPV Figure 13. Serial Port 3-State |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |