REV. B

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

a

AD53040

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781/329-4700

World Wide Web Site: http://www.analog.com

Fax: 781/326-8703

© Analog Devices, Inc., 1999

Ultrahigh Speed Pin Driver

with Inhibit Mode

FUNCTIONAL BLOCK DIAGRAM

AD53040

THERM

GND

50

DRIVER

DATA

DATA

INH

INH

GND

GND

GND

GND

1.0 A/K

39nF

39nF

FEATURES

500 MHz Driver Operation

Driver Inhibit Function

100 ps Edge Matching

Guaranteed Industry Specifications

50

Output Impedance

>1.5 V/ns Slew Rate

Variable Output Voltages for ECL, TTL and CMOS

High Speed Differential Inputs for Maximum Flexibility

Ultrasmall 20-Lead SOP Package with Built-In Heat Sink

APPLICATIONS

Automatic Test Equipment

Semiconductor Test Systems

Board Test Systems

Instrumentation and Characterization Equipment

PRODUCT DESCRIPTION

The AD53040 is a complete high speed pin driver designed for

use in digital or mixed-signal test systems. Combining a high

speed monolithic process with a unique surface mount package,

this product attains superb electrical performance while preserv-

ing optimum packaging densities and long-term reliability in an

ultrasmall 20-lead, SOP package with built-in heat sink.

Featuring unity gain programmable output levels of –3 V to

+8 V, with output swing capability of less than 100 mV to 9 V,

the AD53040 is designed to stimulate ECL, TTL and CMOS

logic families. The 500 MHz data rate capacity and matched

output impedance allows for real-time stimulation of these

digital logic families. To test I/O devices, the pin driver can

be switched into a high impedance state (Inhibit Mode), electri-

cally removing the driver from the path. The pin driver leakage

current inhibit is typically 100 nA and output charge transfer

entering inhibit is typically less than 20 pC.

The AD53040 transition from HI/LO or to inhibit is controlled

through the data and inhibit inputs. The input circuitry uses

high speed differential inputs with a common-mode range of

± 3 V. This allows for direct interface to precision differential

ECL timing or the simplicity of stimulating the pin driver from a

single ended TTL or CMOS logic source. The analog logic HI/LO

inputs are equally easy to interface. Typically requiring 10

µA of

bias current, the AD53040 can be directly coupled to the

output of a digital-to-analog converter.

The AD53040 is available in a 20-lead, SOP package with a

built-in heat sink and is specified to operate over the ambient

commercial temperature range of –25

°C to +85°C.