AD698 datasheet(3/12 Pages) AD

3 / 12 page

AD698

REV. B

–3–

NOTES

1A and B represent the Mean Average Deviation (MAD) of the detected sine waves V

A and VB. The polarity of VOUT is affected by the sign of the A comparator, i.e.,

multiply VOUT × +1 for ACOMP+ > ACOMP–, and VOUT × –1 for ACOMP– > ACOMP+.

2Nonlinearity of the AD698 only in units of ppm of full scale. Nonlinearity is defined as the maximum measured deviation of the AD698 output voltage from a

straight line. The straight line is determined by connecting the maximum produced full-scale negative voltage with the maximum produced full-scale positive voltage.

3See Transfer Function.

4For example, if the excitation to the primary changes by 1 dB, the gain of the system will change by typically 100 ppm.

5Output ripple is a function of the AD698 bandwidth determined by C1 and C2. A 1000 pF capacitor should be connected in parallel with R2 to reduce the output

ripple. See Figures 7, 8 and 13.

6R1 is shown in Figures 7, 8 and 13.

7Excitation voltage drift is not an important specification because of the ratiometric operation of the AD698.

8From T

MIN to TMAX the overall error due to the AD698 alone is determined by combining gain error, gain drift and offset drift. For example, the typical overall

error for the AD698AP from TMIN to TMAX is calculated as follows: Overall Error = Gain Error at +25°C (± 0.2% Full Scale) + Gain Drift from –40°C to +25°C

(20 ppm/

°C × 65°C) + Offset Drift from –40°C to +25°C (5 ppm/°C × 65°C) = ± 0.36% of full scale. Note that 1000 ppm of full scale equals 0.1% of full scale.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tested are used to calculate outgoing quality levels.

All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ORDERING GUIDE

Model

Package Description

Package Option

AD698AP

28-Pin PLCC

P-28A

AD698SQ

24-Pin Double Cerdip

Q-24A

CONNECTION DIAGRAMS

28-Pin PLCC

12 13

14 15

16 17

TOP VIEW

(Not to Scale)

LEV1

LEV2

FREQ1

SIG REF

SIG OUT

FEEDBACK

OUT FILT

NC = NO CONNECT

AD698

BFILT1

BFILT2

AFILT1

AFILT2

FREQ2

24-Pin Cerdip

TOP VIEW

(Not to Scale)

AD698

–VS

SIG REF

OFFSET2

OFFSET1

+VS

EXC1

EXC2

LEV1

OUT FILT

FEEDBACK

SIG OUT

LEV2

FREQ1

FREQ2

BFILT1

BFILT2

–BIN

–ACOMP

AFILT2

AFILT1

+BIN

–AIN

+ACOMP

+AIN

WARNING!

ESD SENSITIVE DEVICE

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily

accumulate on the human body and test equipment and can discharge without detection.

Although the AD698 features proprietary ESD protection circuitry, permanent damage may

occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD

precautions are recommended to avoid performance degradation or loss of functionality.

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (+VS to –VS) . . . . . . . . . . . . . . . . . 36 V

Storage Temperature Range

P Package . . . . . . . . . . . . . . . . . . . . . . . . . –65

°C to +150°C

Q Package . . . . . . . . . . . . . . . . . . . . . . . . –65

°C to +150°C

Operating Temperature Range

AD698SQ . . . . . . . . . . . . . . . . . . . . . . . . –55

°C to +125°C

AD698AP . . . . . . . . . . . . . . . . . . . . . . . . . –40

°C to +85°C

Lead Temperature Range (Soldering 60 sec) . . . . . . . . +300

°C

Power Dissipation Derates above +65

°C

P Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 mW/

°C

Q Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 mW/

°C

THERMAL CHARACTERISTICS

P Package 30

°C/W

Q Package 26

°C/W

AD698 数据表(PDF) 3 Page - Analog Devices

AD698 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表下载

链接网址

AD698 数据表(PDF) 3 Page - Analog Devices

AD698 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表 下载

链接网址

数据表下载