AD7392AR datasheet(2/11 Pages) AD

2 / 11 page

–2–

REV. A

AD7392/AD7393–SPECIFICATIONS

AD7392 ELECTRICAL CHARACTERISTICS

Parameter

Symbol

Conditions

3 V

10%

5 V

10%

Units

STATIC PERFORMANCE

Resolution

Bits

Relative Accuracy

INL

TA =

°C

1.8

LSB max

TA =

°C, 85°C

LSB max

Differential Nonlinearity

DNL

TA =

°C, Monotonic

0.9

LSB max

Monotonic

LSB max

Zero-Scale Error

VZSE

Data = 000H, TA =

°C, 85°C 4.0

4.0

mV max

Data = 000H, TA = –40

°C

8.0

mV max

Full-Scale Voltage Error

VFSE

TA =

°C, 85°C, Data = FFF

8mV max

TA =

°C, Data = FFF

mV max

Full-Scale Tempco

TCVFS

ppm/

°C typ

REFERENCE INPUT

VREF IN Range

VREF

0/VDD

V min/max

Input Resistance

RREF

2.5

Ω typ4

Input Capacitance

CREF

pF typ

ANALOG OUTPUT

Current (Source)

IOUT

Data = 800H,

∆V

OUT = 5 LSB

mA typ

Output Current (Sink)

IOUT

Data = 800H,

∆V

OUT = 5 LSB

mA typ

Capacitive Load3

No Oscillation

100

pF typ

LOGIC INPUTS

Logic Input Low Voltage

VIL

0.5

0.8

V max

Logic Input High Voltage

VIH

VDD 0.6

V min

Input Leakage Current

IIL

µA max

Input Capacitance3

CIL

pF max

INTERFACE TIMING

3, 5

Chip Select Write Width

tCS

ns min

Data Setup

tDS

ns min

Data Hold

tDH

ns min

Reset Pulsewidth

tRS

ns min

AC CHARACTERISTICS

Output Slew Rate

Data = 000H to FFFH to 000H

0.05

µs typ

Settling Time6

±0.1% of Full Scale

µs typ

Shutdown Recovery Time

tSDR

µs typ

DAC Glitch

Code 7FFH to 800H to 7FFH

nV/s typ

Digital Feedthrough

nV/s typ

Feedthrough

VOUT/VREF

VREF = 1.5 V dc +1 V p-p,

Data = 000H, f = 100 kHz

–63

dB typ

SUPPLY CHARACTERISTICS

Power Supply Range

VDD RANGE

DNL <

1 LSB

2.7/5.5

V min/max

Positive Supply Current

IDD

VIL = 0 V, No Load

55/100

µA typ/max

Shutdown Supply Current

IDD

–SD

SHDN = 0, V

IL = 0 V, No Load

0.1/1.5

µA typ/max

Power Dissipation

PDISS

VIL = 0 V, No Load

300

500

µW max

Power Supply Sensitivity

PSS

∆V

DD =

0.006

%/% max

NOTES

1One LSB = V

REF/4096 V for the 12-bit AD7392.

2The first two codes (000

H, 001H) are excluded from the linearity error measurement.

3These parameters are guaranteed by design and not subject to production testing.

4Typicals represent average readings measured at +25

°C.

5All input control signals are specified with t

R = tF = 2 ns (10% to 90% of 13 V) and timed from a voltage level of 1.6 V.

6The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.

Specifications subject to change without notice.

(@ VREF IN = 2.5 V,

40 C < TA <

85 C, unless otherwise noted)

AD7392AR 数据表(PDF) 2 Page - Analog Devices

AD7392AR 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11

数据表下载

链接网址

AD7392AR 数据表(PDF) 2 Page - Analog Devices

AD7392AR 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11

数据表 下载

链接网址

数据表下载