数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD7839AS 数据表(PDF) 3 Page - Analog Devices

部件名 AD7839AS
功能描述  Octal 13-Bit, Parallel Input, Voltage-Output DAC
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7839AS 数据表(HTML) 3 Page - Analog Devices

  AD7839AS Datasheet HTML 1Page - Analog Devices AD7839AS Datasheet HTML 2Page - Analog Devices AD7839AS Datasheet HTML 3Page - Analog Devices AD7839AS Datasheet HTML 4Page - Analog Devices AD7839AS Datasheet HTML 5Page - Analog Devices AD7839AS Datasheet HTML 6Page - Analog Devices AD7839AS Datasheet HTML 7Page - Analog Devices AD7839AS Datasheet HTML 8Page - Analog Devices AD7839AS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
–3–
REV. 0
AD7839
(These characteristics are included for Design Guidance and are not subject
to production testing.)
AC PERFORMANCE CHARACTERISTICS
Parameter
A
Units
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
30
µs typ
Full-Scale Change to
±1/2 LSB. DAC Latch Contents Alternately
40
µs max
Loaded with All 0s and All 1s
Slew Rate
0.7
V/
µs typ
Digital-to-Analog Glitch Impulse
230
nV-s typ
Measured with VREF(+) = +5 V, VREF(–) = –5 V. DAC Latch
Alternately Loaded with 0FFF Hex and 1000 Hex. Not Dependent
on Load Conditions
Channel-to-Channel Isolation
99
dB typ
See Terminology
DAC-to-DAC Crosstalk
40
nV-s typ
See Terminology
Digital Crosstalk
0.2
nV-s typ
Feedthrough to DAC Output Under Test Due to Change in Digital
Input Code to Another Converter
Digital Feedthrough
0.1
nV-s typ
Effect of Input Bus Activity on DAC Output Under Test
Output Noise Spectral Density
@ 1 kHz
200
nV/
√Hz typ
All 1s Loaded to DAC. VREF(+) = VREF(–) = 0 V
Specifications subject to change without notice.
TIMING SPECIFICATIONS1, 2
Parameter
Limit at TMIN, TMAX
Units
Description
t1
15
ns min
Address to
WR Setup Time
t2
0
ns min
Address to
WR Hold Time
t3
50
ns min
CS Pulsewidth Low
t4
50
ns min
WR Pulsewidth Low
t5
0
ns min
CS to WR Setup Time
t6
0
ns min
WR to CS Hold Time
t7
20
ns min
Data Setup Time
t8
0
ns min
Data Hold Time
t9
30
µs typ
Settling Time
t10
300
ns max
CLR Pulse Activation Time
t11
50
ns min
LDAC Pulsewidth Low
NOTES
1All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2Rise and fall times should be no longer than 50 ns.
Specifications subject to change without notice.
t1
t2
t5
t6
t3
t4
t7
t8
t9
t10
LDAC
CLR
WR
CS
A0, A1, A2
DATA
VOUT
VOUT
t11
Figure 1. Timing Diagram
(VCC = +5 V
5%; VDD = +15 V
5%; VSS = –15 V
5%; GND = DUTGND = 0 V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com