AD8111AST datasheet(3/28 Pages) AD

3 / 28 page

AD8110/AD8111

–3–

REV. 0

TIMING CHARACTERISTICS (Serial)

Limit

Parameter

Symbol

Min

Typ

Max

Units

Serial Data Setup Time

CLK Pulsewidth

100

Serial Data Hold Time

CLK Pulse Separation, Serial Mode

100

CLK to

UPDATE Delay

0ns

UPDATE Pulsewidth

CLK to DATA OUT Valid, Serial Mode

180

Propagation Delay,

UPDATE to Switch On or Off

–

Data Load Time, CLK = 5 MHz, Serial Mode

–

µs

CLK,

UPDATE Rise and Fall Times

–

100

RESET Time

–

200

1 = LATCHED

0 = TRANSPARENT

DATA OUT

CLK

DATA IN

OUT7 (D4)

OUT7 (D3)

OUT00 (D0)

LOAD DATA INTO

SERIAL REGISTER

ON FALLING EDGE

TRANSFER DATA FROM SERIAL

LATCHES DURING LOW LEVEL

UPDATE

Figure 1. Timing Diagram, Serial Mode

Table I. Logic Levels

VIH

VIL

VOH

VOL

IIH

IIL

IOH

IOL

RESET, SER/PAR

CLK, DATA IN,

CE, UPDATE

DATA OUT

CE, UPDATE

DATA OUT

2.0 V min

0.8 V max

2.7 V min

0.5 V max

µA max

–400

µA min

–400

µA max

3.0 mA min

AD8111AST 数据表(PDF) 3 Page - Analog Devices

AD8111AST 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载

链接网址

AD8111AST 数据表(PDF) 3 Page - Analog Devices

AD8111AST 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表 下载

链接网址

数据表下载