AD9767AST datasheet(2/27 Pages) AD

2 / 27 page

REV. B

–2–

AD9767–SPECIFICATIONS

DC SPECIFICATIONS (T

MIN to TMAX, AVDD = +5 V, DVDD = +5 V, IOUTFS = 20 mA, unless otherwise noted.)

Parameter

Min

Typ

Max

Units

RESOLUTION

Bits

DC ACCURACY

Integral Linearity Error (INL)

TA = +25

°C

–3.5

±1.5

+3.5

LSB

TMIN to TMAX

–4.0

+4.0

LSB

Differential Nonlinearity (DNL)

TA = +25

°C

–2.5

±1.0

+2.5

LSB

TMIN to TMAX

–3.0

+3.0

LSB

ANALOG OUTPUT

Offset Error

–0.02

+0.02

% of FSR

Gain Error (Without Internal Reference)

–2

±0.25

% of FSR

Gain Error (With Internal Reference)

–5

±1

% of FSR

Gain Match

–1.6

0.1

+1.6

% of FSR

–0.14

+0.14

Full-Scale Output Current

2.0

20.0

Output Compliance Range

–1.0

+1.25

Output Resistance

100

Ω

Output Capacitance

REFERENCE OUTPUT

Reference Voltage

1.14

1.20

1.26

Reference Output Current3

100

REFERENCE INPUT

Input Compliance Range

0.1

1.25

Reference Input Resistance

Ω

Small Signal Bandwidth

0.5

MHz

TEMPERATURE COEFFICIENTS

Offset Drift

ppm of FSR/

°C

Gain Drift (Without Internal Reference)

±50

ppm of FSR/

°C

Gain Drift (With Internal Reference)

±100

ppm of FSR/

°C

Reference Voltage Drift

±50

ppm/

°C

POWER SUPPLY

Supply Voltages

AVDD

5.5

DVDD

2.7

5.5

Analog Supply Current (IAVDD)71

Digital Supply Current (IDVDD)

Supply Current Sleep Mode (IAVDD)8

Power Dissipation

4 (5 V, I

OUTFS = 20 mA)

380

410

Power Dissipation

5 (5 V, I

OUTFS = 20 mA)

420

450

Power Dissipation6 (5 V, IOUTFS = 20 mA)

450

Power Supply Rejection Ratio

7—AVDD

–0.4

+0.4

% of FSR/V

Power Supply Rejection Ratio

7—DVDD

–0.025

+0.025

% of FSR/V

OPERATING RANGE

–40

+85

°C

NOTES

1Measured at I

OUTA, driving a virtual ground.

2Nominal full-scale current, I

OUTFS, is 32 times the IREF current.

3An external buffer amplifier with input bias current <100 nA should be used to drive any external load.

4Measured at f

CLOCK = 25 MSPS and fOUT = 1.0 MHz.

5Measured at f

CLOCK = 100 MSPS and fOUT = 1 MHz.

6Measured as unbuffered voltage output with I

OUTFS = 20 mA and 50

Ω R

LOAD at IOUTA and IOUTB, fCLOCK = 100 MSPS and fOUT = 40 MHz.

± 10% Power supply variation.

Specifications subject to change without notice.

AD9767AST 数据表(PDF) 2 Page - Analog Devices

AD9767AST 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

数据表下载

链接网址

AD9767AST 数据表(PDF) 2 Page - Analog Devices

AD9767AST 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

数据表 下载

链接网址

数据表下载