AD9883 datasheet(21/24 Pages) AD

21 / 24 page

REV. 0

AD9883

–21–

Serial Interface Read/Write Examples

Write to one control register

➥ Start Signal

➥ Slave Address Byte (R/W Bit = LOW)

➥ Base Address Byte

➥ Data Byte to Base Address

➥ Stop Signal

Write to four consecutive control registers

➥ Start Signal

➥ Slave Address Byte (R/W Bit = LOW)

➥ Base Address Byte

➥ Data Byte to Base Address

➥ Data Byte to (Base Address + 1)

➥ Data Byte to (Base Address + 2)

➥ Data Byte to (Base Address + 3)

➥ Stop Signal

Read from one control register

➥ Start Signal

➥ Slave Address Byte (R/W Bit = LOW)

➥ Base Address Byte

➥ Start signal

➥ Slave Address byte (R/W bit = HIGH)

➥ Data Byte from Base Address

➥ Stop Signal

Read from four consecutive control registers

➥ Start Signal

➥ Slave Address Byte (R/W Bit = LOW)

➥ Base Address Byte

➥ Start Signal

➥ Slave Address Byte (R/W Bit = HIGH)

➥ Data Byte from Base Address

➥ Data Byte from (Base Address + 1)

➥ Data Byte from (Base Address + 2)

➥ Data Byte from (Base Address + 3)

➥ Stop Signal

BIT 7

ACK

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

SDA

SCL

Figure 10. Serial Interface—Typical Byte Transfer

SYNC STRIPPER

ACTIVITY

DETECT

NEGATIVE PEAK

CLAMP

COMP

SYNC

SOG

HSYNC IN

ACTIVITY

DETECT

COAST

MUX 2

HSYNC OUT

PIXEL CLOCK

MUX 1

SYNC SEPARATOR

INTEGRATOR

VSYNC

SOG OUT

HSYNC OUT

VSYNC OUT

MUX 4

VSYNC IN

1/S

PLL

HSYNC

ACTIVITY

DETECT

AD9883

CLOCK

GENERATOR

POLARITY

DETECT

POLARITY

DETECT

POLARITY

DETECT

Figure 11. Sync Processing Block Diagram

AD9883 数据表(PDF) 21 Page - Analog Devices

AD9883 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

AD9883 数据表(PDF) 21 Page - Analog Devices

AD9883 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载