AD9875BSTRL datasheet(4/24 Pages) AD

4 / 24 page

REV. 0

–4–

AD9875–SPECIFICATIONS

Test

Parameter

Temp

Level

Min

Typ

Max

Unit

Tx PATH INTERFACE

Maximum Input Nibble Rate, 2

× Interp.

Full

128

MHz

Tx-Set Up Time (tSU)

Full

3.0

Tx-Hold Time (tHD)

Full

Rx PATH INTERFACE

Maximum Output Nibble Rate

Full

110

MHz

Rx-DataValid Time (tVT)

Full

3.0

Rx-Data Hold Time (tHT)

Full

1.5

CMOS LOGIC INPUTS

Logic “1” Voltage

Full

VDRVDD – 0.7

Logic “0” Voltage

Full

0.4

Logic “1” Current

Full

µA

Logic “0” Current

Full

µA

Input Capacitance

°C

III

µF

CMOS LOGIC OUTPUTS (1 mA Load)

Logic “1” Voltage

Full

VDRVDD – 0.6

Logic “0” Voltage

Full

0.4

Digital Output Rise/Fall Time

Full

1.5

2.5

POWER SUPPLY

All Blocks Powered Up

IS_TOTAL (Total Supply Current)

Full

262

288

IS_TOTAL (Tx_QUIET Pin Asserted)

°C

III

172

Digital Supply Current (IDRVDD + IDVDD)25

°C

III

Analog Supply Current (IAVDD)25

°C

III

185

Power Consumption of Functional Blocks:

Rx LPF

°C

III

110

ADC and FPGA

°C

III

Rx Reference

°C

III

Interpolator

°C

III

DAC

°C

III

PLL-B

°C

III

PLL-A

°C

III

Voltage Regulator Controller

°C

III

All Blocks Powered Down

Supply Current IS, fOSCIN = 32 MHz

Full

Supply Current IS, fOSCIN Idle

Full

Power Supply Rejection

Tx Path (

∆V

S =

10%)

°C

III

Rx Path (

∆V

S =

10%)

°C

III

SERIAL CONTROL BUS

Maximum SCLK Frequency (fSCLK)

Full

MHz

Clock Pulsewidth High (tPWH)

Full

Clock Pulsewidth Low (tPWL)

Full

Clock Rise/Fall Time

Full

Data/Chip-Select Setup Time (tDS)

Full

Data Hold Time (tDH)

Full

Data Valid Time (tDV)

Full

RECEIVE-TO-TRANSMIT ISOLATION

(10 MHz, Full-Scale Sinewave Output/Output)

Isolation: Tx Path to Rx Path, Gain = +36 dB

°C

III

–75

Isolation: Rx Path to Tx Path, Gain = –6 dB

°C

III

–70

VOLTAGE REGULATOR CONTROLLER

Output Voltage (VFB with SI2301 Connected)

Full

1.25

1.30

1.35

Line Regulation (

∆V

FB%/∆VDVDD% × 100%)

°C

III

100

Load Regulation (

∆V

FB/∆ILOAD)25°C

III

Ω

Maximum Load Current (ILOAD)

Full

250

Specifications subject to change without notice.

(continued)

AD9875BSTRL 数据表(PDF) 4 Page - Analog Devices

AD9875BSTRL 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

AD9875BSTRL 数据表(PDF) 4 Page - Analog Devices

AD9875BSTRL 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载