数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADG751ART 数据表(PDF) 5 Page - Analog Devices

部件名 ADG751ART
功能描述  CMOS, Low Voltage RF/Video, SPST Switch
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADG751ART 数据表(HTML) 5 Page - Analog Devices

  ADG751ART Datasheet HTML 1Page - Analog Devices ADG751ART Datasheet HTML 2Page - Analog Devices ADG751ART Datasheet HTML 3Page - Analog Devices ADG751ART Datasheet HTML 4Page - Analog Devices ADG751ART Datasheet HTML 5Page - Analog Devices ADG751ART Datasheet HTML 6Page - Analog Devices ADG751ART Datasheet HTML 7Page - Analog Devices ADG751ART Datasheet HTML 8Page - Analog Devices ADG751ART Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
REV. 0
ADG751
–5–
TERMINOLOGY
VDD
Most positive power supply potential.
GND
Ground (0 V) reference.
S
Source terminal. May be an input or output.
D
Drain terminal. May be an input or output.
IN
Logic control input.
RON
Ohmic resistance between D and S.
RFLAT(ON)
Flatness is defined as the difference between
the maximum and minimum value of on resis-
tance as measured over the specified analog
signal range.
IS (OFF)
Source leakage current with the switch “OFF.”
ID (OFF)
Drain leakage current with the switch “OFF.”
ID, IS (ON)
Channel leakage current with the switch “ON.”
VD (VS)
Analog voltage on terminals D and S.
CS (OFF)
“OFF” switch source capacitance.
CD (OFF)
“OFF” switch drain capacitance.
CD, CS (ON)
“ON” switch capacitance.
tON
Delay between applying the digital control
input and the output switching on. See Test
Circuit 4.
tOFF
Delay between applying the digital control
input and the output switching off.
Off Isolation
A measure of unwanted signal coupling
through an “OFF” switch.
Charge
A measure of the glitch impulse transferred from
Injection
the digital input to the analog output during
switching.
Bandwidth
The frequency at which the output is attenu-
ated by –3 dBs.
On Response
The frequency response of the “ON” switch.
Insertion Loss
Loss due to the ON resistance of the switch.
VINL
Maximum input voltage for Logic “0.”
VINH
Minimum input voltage for Logic “1.”
IINL(IINH)
Input current of the digital input.
IDD
Positive supply current.
Table I. Truth Table
ADG751 IN
Switch Condition
0ON
1
OFF
PIN CONFIGURATIONS
8-Lead
SOIC
(RM-8)
1
2
3
4
8
7
6
5
TOP VIEW
(Not to Scale)
NC = NO CONNECT
ADG751
NC
NC
NC
D
VDD
S
GND
IN
6-Lead SOT-23
(RT-6)
1
2
3
6
5
4
TOP VIEW
(Not to Scale)
NC = NO CONNECT
ADG751
IN
D
VDD
S
NC
GND



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com