数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADAS3022 数据表(PDF) 7 Page - Analog Devices

部件名 ADAS3022
功能描述  16-Bit, 1 MSPS, 8-Channel Data Acquisition System
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAS3022 数据表(HTML) 7 Page - Analog Devices

Back Button ADAS3022 Datasheet HTML 3Page - Analog Devices ADAS3022 Datasheet HTML 4Page - Analog Devices ADAS3022 Datasheet HTML 5Page - Analog Devices ADAS3022 Datasheet HTML 6Page - Analog Devices ADAS3022 Datasheet HTML 7Page - Analog Devices ADAS3022 Datasheet HTML 8Page - Analog Devices ADAS3022 Datasheet HTML 9Page - Analog Devices ADAS3022 Datasheet HTML 10Page - Analog Devices ADAS3022 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
Data Sheet
ADAS3022
Rev. A | Page 7 of 40
TIMING SPECIFICATIONS
VDDH = 15 V ± 5%, VSSH = −15 V ± 5%, AVDD = DVDD = 5 V ± 5%, VIO = 1.8 V to AVDD, internal reference, VREF = 4.096 V,
fS = 1 MSPS. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
Time Between Conversions
tCYC
Warp Mode,1 CMS = 0
1
1000
μs
Normal Mode (Default), CMS = 1
1.1
μs
Conversion Time: CNV Rising Edge to Data Available
tCONV
Warp Mode, CMS = 0
825
ns
Normal Mode (Default), CMS = 1
925
1000
ns
Auxiliary ADC Input Channel Acquisition Time
tACQ
600
ns
CNV Pulse Width
tCH
10
ns
CNV High to Hold Time (Aperture Delay)
tAD
2
ns
CNV High to Busy Delay
tCBD
520
ns
Safe Data Access Time During Conversion
tDDC
500
ns
Quiet Conversion Time (BUSY High)
tQUIET
Warp Mode, CMS = 0
400
ns
Normal Mode (Default), CMS = 1
500
ns
Data Access During Quiet Conversion Time
tDDCA
Warp Mode, CMS = 0
200
ns
Normal Mode (Default), CMS = 1
300
ns
SCK Period
tSCK
15
ns
SCK Low Time
tSCKL
5
ns
SCK High Time
tSCKH
5
ns
SCK Falling Edge to Data Valid
tSDOH
4
ns
SCK Falling Edge to Data Valid Delay
tSDOD
VIO > 4.5 V
12
ns
VIO > 3.0 V
18
ns
VIO > 2.7 V
24
ns
VIO > 2.3 V
25
ns
VIO > 1.8 V
37
ns
CS/RESET/PD Low to SDO
tEN
VIO > 4.5 V
15
ns
VIO > 3.0 V
16
ns
VIO > 2.7 V
18
ns
VIO > 2.3 V
23
ns
VIO > 1.8 V
28
ns
CS/RESET/PD High to SDO High Impedance
tDIS
25
ns
DIN Valid Setup Time from SCK Rising Edge
tDINS
4
ns
DIN Valid Hold Time from SCK Rising Edge
tDINH
4
ns
CNV Rising to CS
tCCS
5
ns
RESET/PD High Pulse
tRH
5
ns
1 Exceeding the maximum time has an effect on the accuracy of the conversion (see the Conversion Modes section).
IOL
500µA
500µA
IOH
1.4V
TOSDO
CL
50pF
Figure 2. Load Circuit for Digital Interface Timing
30% VIO
70% VIO
2V OR VIO – 0.5V1
0.8V OR 0.5V2
0.8V OR 0.5V2
2V OR VIO – 0.5V1
tDELAY
tDELAY
12V IF VIO > 2.5V; VIO – 0.5V IF VIO < 2.5V.
20.8V IF VIO > 2.5V; 0.5V IF VIO < 2.5V.
Figure 3. Voltage Levels for Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com