ADM809-5SART datasheet(3/6 Pages) AD

3 / 6 page

ADM809-5S/L

–3–

REV. 0

PIN FUNCTION DESCRIPTION

Mnemonic

Function

GND

0 V. Ground reference for all

signals.

RESET

Active Low Logic Output.

RESET

remains low while VCC is below the

reset threshold, and remains low

for 55 ms (typ) after VCC rises

above the reset threshold

3VCC

Supply voltage being monitored.

PIN CONFIGURATION

TOP VIEW

(Not to Scale)

ADM809-

5S/L

GND

RESET

VCC

RESET

VREF

t1 =

RESET TIME = 55ms TYP.

VREF = RESET VOLTAGE THRESHOLD

Figure 2. Power Fail

Reset Timing

Table I.

RESET Threshold Options

RESET

Model

Threshold

ADM809-5LART

4.63 V

ADM809-5SART

2.93 V

ORDERING GUIDE

Reset

Temperature

Branding

Model

Threshold

Range

Information

Quantity

ADM809-5LART-REEL

4.63 V

–40

°C to +150°C

M9L

10K

ADM809-5LART-REEL-7

4.63 V

–40

°C to +150°C

M9L

ADM809-5SART-REEL

2.93 V

–40

°C to +150°C

M9S

10K

ADM809-5SART-REEL-7

2.93 V

–40

°C to +150°C

M9S

ADM809-5SCHIPS

2.93 V

–40

°C to +150°C

1 Wafer

ADM809-5SART 数据表(PDF) 3 Page - Analog Devices

ADM809-5SART 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6

数据表下载

链接网址

ADM809-5SART 数据表(PDF) 3 Page - Analog Devices

ADM809-5SART 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6

数据表 下载

链接网址

数据表下载