| 数据搜索系统,热门电子元器件搜索 |
|
CPC7232K 数据表(PDF) 7 Page - IXYS Corporation |
|
|
|||||||||||||||||||||||||||||
CPC7232K 数据表(HTML) 7 Page - IXYS Corporation |
|
7 / 14 page ![]() PRELIMINARY INTEGRATED CIRCUITS DIVISION CPC7232 R00J PRELIMINARY 7 1.7.2 Logic DC Characteristics (over recommended operating conditions unless otherwise noted) 1.7.3 Logic Timing Characteristics (over recommended operating conditions unless otherwise noted) Parameter Symbol Test Conditions 0°C +25°C +70°C Units min max min typ max min max DOUT source capability VOH IOUT= -400A -- VDD-0.7 VDD-0.1 --- V DOUT sink capability VOL IOUT= +400A - - - 0.04 0.7 - - Logic input capacitance CIN - - 10 - - 10 - 10 pF Logic input high VIH 4.75V < VDD < 5.25V 2- 2- - 2 - V Logic input low VIL 4.75V < VDD < 5.25V - 0.8 - - 0.8 - 0.8 Parameter Symbol Test Conditions 0°C +25°C 70°C Units min max min typ max min max Setup time before LE rises tSD - 150 - 150 - - 150 - ns Time width of LE tWLE - 150 - 150 - - 150 - Clock delay time to Data Out tDO - - 150 - 62 150 - 150 Time width of CL tWCL - 150 - 150 - - 150 - Setup time, data to clock tSU - 15 - 15 8 - 20 - Hold time, data from clock tH - 35 - 35 - - 35 - Clock frequency fCLK 50% duty cycle, fDATA=fCLK/2 -5 - - 5 - 5 MHz Clock rise and fall times tR, tF - - 50 - - 50 - 50 ns Turn-on time tON VSW=VPP-10V, RL=10k -5 - 2 5- 5 s Turn-off time tOFF 3 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |