数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADV7152 数据表(PDF) 21 Page - Analog Devices

部件名 ADV7152
功能描述  CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV7152 数据表(HTML) 21 Page - Analog Devices

Back Button ADV7152 Datasheet HTML 17Page - Analog Devices ADV7152 Datasheet HTML 18Page - Analog Devices ADV7152 Datasheet HTML 19Page - Analog Devices ADV7152 Datasheet HTML 20Page - Analog Devices ADV7152 Datasheet HTML 21Page - Analog Devices ADV7152 Datasheet HTML 22Page - Analog Devices ADV7152 Datasheet HTML 23Page - Analog Devices ADV7152 Datasheet HTML 24Page - Analog Devices ADV7152 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
ADV7152
–21–
REV. B
COMMAND REGISTER 3 (CR3)
(Address Reg (A7–A0) = 07H)
This register contains a number of control bits as shown in the
diagram. CR3 is a 10-bit wide register. However for program-
ming purposes, it may be considered as an 8-bit wide register
(CR38 and CR39 are both reserved).
The diagram shows the various operations under the control of
CR3. This register can be read from as well written to. In read
mode, CR38 and CR39 are both returned as zeros.
COMMAND REGISTER 3-BIT DESCRIPTION
PRGCKOUT Frequency Control (CR31–CR30)
These bits specify the output frequency of the PRGCKOUT
output. PRGCKOUT is a divided down version of the pixel
CLOCK.
BLANK
Pipeline Delay Control (CR35–CR32)
These bits specify the additional pipeline delay that can be
added to the BLANK function, relative to the overall device
pipeline delay (tPD). As the BLANK control normally enters the
video DAC from a shorter pipeline than the video pixel data,
this control is useful in deskewing the pipeline differential.
Pixel Multiplex Control (CR36)
These bits specify the device’s multiplex mode. It, therefore,
also determines the frequency of the LOADOUT signal.
LOADOUT is a divided down version of the pixel CLOCK.
Revision Register
(Address Reg (A7–A0) = 0BH)
This register is a read only register containing the revision of
silicon.
RESERVED*
CR39
CR38
CR37
CR36
CR35
CR34
CR32
CR31
CR30
CR33
* THESE BITS ARE READ-ONLY
RESERVED BITS.
A READ CYCLE WILL RETURN
ZEROS "00".
CR37 CR36
0
0
1:1 MUXING: LOADOUT = CLOCK
÷1
0
1
2:1 MUXING: LOADOUT = CLOCK
÷2
1
0
RESERVED
1
1
RESERVED
PIXEL MULTIPLEX CONTROL
tPD
tPD
+ 1 x LOADOUT
tPD
+ 2 x LOADOUT
tPD
+ 15 x LOADOUT
EXTRA BLANK PIPELINE DELAY CONTROL
(ADDS TO PIXEL PIPELINE DELAY;
tPD)
CR35 CR34 CR33 CR32
BLANK PIPELINE DELAY
0
0
0
1
0
0
0
1
0
0
1
1
0
1
0
1
CR31 CR30
0
0
CLOCK
÷4
0
1
CLOCK
÷8
1
0
CLOCK
÷16
1
1
CLOCK
÷32
PRGCKOUT
FREQUENCY CONTROL
Command Register 3 (CR3) (CR39–CR30)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com