数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADV7190 数据表(PDF) 21 Page - Analog Devices

部件名 ADV7190
功能描述  Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV7190 数据表(HTML) 21 Page - Analog Devices

Back Button ADV7190 Datasheet HTML 17Page - Analog Devices ADV7190 Datasheet HTML 18Page - Analog Devices ADV7190 Datasheet HTML 19Page - Analog Devices ADV7190 Datasheet HTML 20Page - Analog Devices ADV7190 Datasheet HTML 21Page - Analog Devices ADV7190 Datasheet HTML 22Page - Analog Devices ADV7190 Datasheet HTML 23Page - Analog Devices ADV7190 Datasheet HTML 24Page - Analog Devices ADV7190 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 69 page
background image
ADV7190/ADV7191
–21–
REV. 0
COMPOSITE
VIDEO
e.g., VCR
OR CABLE
M
U
X
HSYNC
VSYNC
CLOCK
GREEN/COMPOSITE/Y
BLUE/LUMA/U
ADV7190/ADV7191
P7–P0
SCRESET/RTC/TR
MPEG
DECODER
VIDEO
DECODER
ADV7185
GLL
LCC1
P19–P12
RED/CHROMA/V
GREEN/COMPOSITE/Y
BLUE/LUMA/U
RED/CHROMA/V
H/L TRANSITION
COUNT START
LOW
128
RTC
TIME SLOT: 01
14
67 68
NOT USED IN
ADV7190
19
VALID
SAMPLE
INVALID
SAMPLE
FSCPLL INCREMENT
1
8/LINE
LOCKED CLOCK
5 BITS
RESERVED
SEQUENCE
BIT2
RESET
BIT3
RESERVED
4 BITS
RESERVED
21
0
13
14 BITS
RESERVED
0
NOTES:
1FSC PLL INCREMENT IS 22 BITS LONG, VALUE LOADED INTO ADV7190 FSC DDS REGISTER IS FSC PLL INCREMENTS BITS 21:0
PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD BE WRITTEN TO THE SUBCARRIER FREQUENCY
REGISTERS OF THE ADV7190/ADV7191.
2SEQUENCE BIT
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED
NTSC: 0 = NO CHANGE
3RESET BIT
RESET ADV7190/ADV7191’s DDS
Figure 32. RTC Timing and Connections
Mode 0 (CCIR–656): Slave Option
(Timing Register 0 TR0 = X X X X X 0 0 0)
The ADV7190/ADV7191 is controlled by the SAV (Start Active Video) and EAV (End Active Video) Time Codes in the Pixel
Data. All timing information is transmitted using a 4-byte synchronization pattern. A synchronization pattern is sent immediately
before and after each line during active picture and retrace. Mode 0 is illustrated in Figure 33. The
HSYNC, VSYNC and
BLANK pins (if not used) should be tied high during this mode.
Y
C
r Y
F
F
0
0
0
0
X
Y
8
0
1
0
8
0
1
0
F
F
0
0
F
F
A
B
A
B
A
B
8
0
1
0
8
0
1
0
F
F
0
0
0
0
X
Y
C
b Y
C
r
C
b
Y
C
b
Y
C
r
EAV CODE
SAV CODE
ANCILLARY DATA
(HANC)
4 CLOCK
4 CLOCK
268 CLOCK
1440 CLOCK
4 CLOCK
4 CLOCK
280 CLOCK
1440 CLOCK
END OF ACTIVE
VIDEO LINE
START OF ACTIVE
VIDEO LINE
ANALOG
VIDEO
INPUT PIXELS
NTSC/PAL M SYSTEM
(525 LlNES/60Hz)
PAL SYSTEM
(625 LINES/50Hz)
Y
Figure 33. Timing Mode 0, Slave Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com