数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MLT04GS 数据表(PDF) 3 Page - Analog Devices

部件名 MLT04GS
功能描述  Four-Channel, Four-Quadrant Analog Multiplier
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

MLT04GS 数据表(HTML) 3 Page - Analog Devices

  MLT04GS Datasheet HTML 1Page - Analog Devices MLT04GS Datasheet HTML 2Page - Analog Devices MLT04GS Datasheet HTML 3Page - Analog Devices MLT04GS Datasheet HTML 4Page - Analog Devices MLT04GS Datasheet HTML 5Page - Analog Devices MLT04GS Datasheet HTML 6Page - Analog Devices MLT04GS Datasheet HTML 7Page - Analog Devices MLT04GS Datasheet HTML 8Page - Analog Devices MLT04GS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
–3–
REV. B
FUNCTIONAL DESCRIPTION
The MLT04 is a low cost quad, 4-quadrant analog multiplier with
single-ended voltage inputs and voltage outputs. The functional
block diagram for each of the multipliers is illustrated in Figure 3.
Due to packaging constraints, access to internal nodes for externally
adjusting scale factor, output offset voltage, or additional summing
signals is not provided.
Figure 3. Functional Block Diagram of Each MLT04
Multiplier
Each of the MLT04’s analog multipliers is based on a Gilbert cell
multiplier configuration, a 1.23 V bandgap reference, and a unity-
connected output amplifier. Multiplier scale factor is determined
through a differential pair/trimmable resistor network external to
the core. An equivalent circuit for each of the multipliers is shown
in Figure 4.
Figure 4. Equivalent Circuit for the MLT04
Details of each multiplier’s output-stage amplifier are shown in
Figure 5. The output stages idles at 200
µA, and the resistors in
series with the emitters of the output stage are 25
Ω. The output
stage can drive load capacitances up to 500 pF without oscillation.
For loads greater than 500 pF, the outputs of the MLT04 should
be isolated from the load capacitance with a 100
Ω resistor.
Figure 5. Equivalent Circuit for MLT04 Output Stages
ANALOG MULTIPLIER ERROR SOURCES
Multiplier errors consist primarily of input and output offsets, scale
factor errors, and nonlinearity in the multiplying core. An expres-
sion for the output of a real analog multiplier is given by:
V
O
= (K +∆K ){(V
X + X OS )(V Y + Y OS ) + ZOS +
f ( X , Y )}
where:
K
=
Multiplier Scale Factor
∆K
=
Scale Factor Error
V
X
=
X-Input Signal
X
OS
=
X-Input Offset Voltage
V
Y
=
Y-Input Signal
Y
OS
=
Y-Input Offset Voltage
Z
OS
=
Multiplier Output Offset Voltage
ƒ(X, Y) =
Nonlinearity
Executing the algebra to simplify the above expression yields
expressions for all the errors in an analog multiplier:
Term
Description
Dependence on Input
KV
XVY
True Product
Goes to Zero As Either or
Both Inputs Go to Zero
∆KV
YVY
Scale-Factor Error
Goes to Zero at V
X, VY = 0
V
XYOS
Linear “X” Feedthrough
Proportional to V
X
Due to Y-Input Offset
V
YXOS
Linear “Y” Feedthrough
Proportional to V
Y
Due to X-Input Offset
X
OSYOS
Output Offset Due to X-,
Independent of V
X, VY
Y-Input Offsets
Z
OS
Output Offset
Independent of V
X, VY
ƒ(X, Y)
Nonlinearity
Depends on Both V
X, VY.
Contains Terms Dependent
on V
X, VY, Their Powers
and Cross Products
As shown in the table, the primary static errors in an analog
multiplier are input offset voltages, output offset voltage, scale
factor, and nonlinearity. Of the four sources of error, only two are
externally trimmable in the MLT04: the X- and Y-input offset
voltages. Output offset voltage in the MLT04 is factory-trimmed to
±50 mV, and the scale factor is internally adjusted to ±2.5% of full
scale. Input offset voltage errors can be eliminated by using the
optional trim circuit of Figure 6. This scheme then reduces the net
error to output offset, scale-factor (gain) error, and an irreducible
nonlinearity component in the multiplying core.
Figure 6. Optional Offset Voltage Trim Configuration
MLT04
VCC
VEE
W
OUT
25
25
VCC
INTERNAL
BIAS
XIN
GND
YIN
VEE
W
OUT
22k
200µA
200µA
22k
22k
200µA
200µA
200µA
200µA
SCALE
FACTOR
50k
–V
S
50k
+V
S
±100mV
FOR X
OS
, Y
OS
TRIM
CONNECT TO SUM
NODE OF AN EXT OP AMP
I
0.4
+V
S
–V
S
X1, X2, X3, X4
G1, G2, G3, G4
Y1, Y2, Y3, Y4
W1, W2, W3, W4
MLT04



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com