数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ACT15530 数据表(PDF) 5 Page - Aeroflex Circuit Technology

部件名 ACT15530
功能描述  CMOS Manchester Encoder / Decoder
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AEROFLEX [Aeroflex Circuit Technology]
网页  http://www.aeroflex.com
标志 AEROFLEX - Aeroflex Circuit Technology

ACT15530 数据表(HTML) 5 Page - Aeroflex Circuit Technology

  ACT15530 Datasheet HTML 1Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 2Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 3Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 4Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 5Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 6Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 7Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 8Page - Aeroflex Circuit Technology ACT15530 Datasheet HTML 9Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
Aeroflex Circuit Technology
SCD15530 REV B 7/28/99 Plainview NY (516) 694-6700
5
AC Characteristics
Sym
Parameter
Limits
Figure 7: Encoder Electrical
Characteristics
Min
Max
Units
fEC
Encoder clock frequency
0
15
MHz
fESC
Send clock frequency
0
2.5
MHz
tECR
Encoder clock rise time
-
8
ns
tECF
Encoder clock fall time
-
8
ns
fED
Data rate
0
1.25
MHz
tMR
Master reset pulse width
150
-
ns
tE1
Shift clock delay
-
125
ns
tE2
Serial data setup time
75
-
ns
tE3
Serial data hold time
75
-
ns
tE4
Enable setup time
90
-
ns
tE5
Enable pulse width
100
-
ns
tE6
Sync setup time
55
-
ns
tE7
Sync pulse width
150
-
ns
tE8
Send data delay
0
50
ns
tE9
Bipolar output delay
-
130
ns
1. VDD = 5V ±10%, over full operating temperature range. 2. CL=50pF.
Sym
Parameter
Limits
Figure 8: Decoder Electrical
Characteristics
Min
Typ
Max
Units
fDC
Decoder clock frequency
0
-
15
MHz
tDCR
Decoder clock rise time
-
-
8
MHz
tDCF
Decoder clock fall time
-
-
8
ns
fDD
Data rate
0
-
1.25
MHz
tDR
Decoder reset pulse width
150
-
-
ns
tDRS
Decoder reset setup time
75
-
-
ns
tMR
Master reset pulse width
150
-
-
ns
tD1
Bipolar data pulse width
tDC + 10
-
-
ns
tD2
Sync transition span
-
18tDC
-
ns
tD3
One-Zero overlap
-
-
tDC - 10
ns
tD4
Short data transition span
-
6tDC
-
ns
tD5
Long data transition span
-
12tDC
-
ns
tD6
Sync delay (on)
-20
-
110
ns
tD7
Take data delay (on)
0
-
110
ns
tD8
Serial data out delay
-
-
80
ns
tD9
Sync delay (off)
0
-
110
ns
tD10
Take data delay (off)
0
-
110
ns
tD11
Valid word delay
0
-
110
ns
1. VDD = 5V ±10%, over full operating temperature range. 2. CL=50pF.
3. tDC = Decoder clock period = 1/fDC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com