Features

eroflex Circuit Technology – RISC TurboEngines For The Future © SCD5231 REV 1 12/22/98

Block Diagram

s

Full militarized QED RM5231 microprocessor

s

Pinout compatible with popular RM5230 with split power sup

plies (2.5V and 3.3V)

s

Dual Issue superscalar microprocessor - can issue one

integer and one floating-point instruction per cycle

q

133, 150 and 200 MHz operating frequencies – Consult Factory for

latest speeds

q

325 Dhrystone2.1 MIPS

q

SPECInt95 5.0, SPECfp95 5.25

s

System interface optimized for embedded applications

q

32-bit system interface lowers total system cost

q

High performance write protocols maximize uncached write

bandwidth with 600 MB per second peak throughput

q

Operates at processor clock divisors 2, 2.5, 3, 3.5,4, 4.5, 5, 6, 7, 8, 9

q

IEEE 1149.1 JTAG boundary scan

s

Integrated on-chip caches

q

32KB instruction and 32KB data - 2 way set associative and per

set locking

q

Virtually indexed, physically tagged

q

Write-back and write-through on per page basis

q

Pipeline restart on first double for data cache misses

s

Integrated memory management unit

q

Fully associative joint TLB (shared by I and D translations)

q

48 dual entries map 96 pages

q

Variable page size (4KB to 16MB in 4x increments)

s

High-performance floating point unit

q

532 MFLOPS single-precision performance

q

Single cycle repeat rate for common single precision opera-tions

and some double precision operations

q

Two cycle repeat rate for double precision multiply and double

precision combined multiply-add operations

q

Single cycle repeat rate for single precision combined multiply-

add operation

s

MIPS IV instruction set

q

Floating point multiply-add instruction increases performance in

signal processing and graphics applications

q

Conditional moves to reduce branch frequency

q

Index address modes (register + register)

s

Embedded application enhancements

q

Specialized DSP integer Multiply-Accumulate instruction and 3

operand multiply instruction

q

I and D cache locking by set

q

Optional dedicated exception vector for interrupts

s

Fully static CMOS design with power down logic

q

Standby reduced power mode with WAIT instruction

q

2.7 W typical power @ 200MHz

q

2.5V core with 3.3V IO’s

s

package configuration

Preliminary

32-Bit Superscaler Microprocessor

ACT5231