数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R4400SC 数据表(PDF) 2 Page - Aeroflex Circuit Technology

部件名 R4400SC
功能描述  A MIPS R4400 RISC Microprocessor Multichip Module
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AEROFLEX [Aeroflex Circuit Technology]
网页  http://www.aeroflex.com
标志 AEROFLEX - Aeroflex Circuit Technology

R4400SC 数据表(HTML) 2 Page - Aeroflex Circuit Technology

  R4400SC Datasheet HTML 1Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 2Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 3Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 4Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 5Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 6Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 7Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 8Page - Aeroflex Circuit Technology R4400SC Datasheet HTML 9Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
2
SCD4430 Rev A 11/18/96
3.0 Electrical Features
• Low power dissipation, 3.3 Volt powered, 64 bit superpipelined RISC R4400 microprocessor
- Highly integrated CPU with integer unit, FPA, MMU, I&D cache
- Balanced integer & floating point performance
- Exploits 2-level instruction-level parallelism
- No issue restrictions on the instructions used
• Integer unit
- 32 entry, 64 bit wide register
- ALU
- Dedicated multiplier/divider
• Super pipelined FPA
- 32/16 entry 32/64 bit register file in a 32 bit mode
- 32 entry 64 bit register file in 64 bit mode
- Supports single and double precision.
- Supports ANSI/IEEE Standard 754-1985
• Memory management unit
- 48 entry TLB for fast virtual-to-physical address translation, software managed cntrl regstrs
- Programmable page sizes from 4K bytes to 16M bytes
- Total physical address space encompasses 64G bytes
- One pair of pages per TLB entry, each programable in size from 4K bytes to 16M bytes
• JTAG boundary scan capability for testing module interconnects.
• Internal 1M byte secondary cache SRAM configured as a split cache with instruction and data sections sepa-
rate. Can be factory configured as unified.
• Provides 16 bit ECC on secondary cache data line, 7 bit ECC on tag line.
• Minimum clock rate 50 mHz with no wait states.
• +3.3 Volt P.S.(10 Watts Max.power dissipation) operation is standard.
4.0 Mechanical Features
• Small sizes, 2.5”L X 1.75”W X 0.175”H, 280 pin surface mount flat package or alternate 1.86”LX 1.86”W X
0.145”H, 179 pin PGA Package.
• Full military operating temperature range of -55 °C to +125 °C, case temperature
• Designed to meet military specifications, manufactured and tested in Aeroflex’s MIL-PRF-38534 certified
facility.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com