| 数据搜索系统,热门电子元器件搜索 |
|
74ACT715-RPC 数据表(PDF) 10 Page - Fairchild Semiconductor |
|
|
|||||||||||||||||||||||||||||
74ACT715-RPC 数据表(HTML) 10 Page - Fairchild Semiconductor |
|
10 / 14 page ![]() www.fairchildsemi.com 10 AC Electrical Characteristics AC Operating Requirements Note 4: Removal of Vectored Reset or Restart to Clock. Capacitance TA = +25°CTA = −40°C to +85°C Symbol Parameter VCC CL = 50 pF CL = 50 pF Units (V) Min Typ Max Min Max fMAXI Interlaced fmax 5.0 170 190 150 MHz (HMAX/2 is ODD) fmax Non-Interlaced fmax 5.0 190 220 175 MHz (HMAX/2 is EVEN) tPLH1 Clock to Any Output 5.0 4.0 13.0 15.5 3.5 18.5 ns tPHL1 tPLH2 Clock to ODDEVEN 5.0 4.5 15.0 17.0 3.5 20.5 ns tPHL2 (Scan Mode) tPLH3 Load to Outputs 5.0 4.0 11.5 16.0 3.0 19.5 ns Symbol Parameter VCC TA = +25°CTA = −40°C to +85°C Units (V) Typ Guaranteed Minimums Control Setup Time tsc ADDR/DATA to LOAD − 5.0 3.0 4.0 4.5 ns tsc L/HBYTE to LOAD − 3.0 4.0 4.5 ns Data Setup Time tsd D7–D0 to LOAD + 5.0 2.0 4.0 4.5 ns Control Hold Time thc LOAD − to ADDR/DATA 5.0 0 1.0 1.0 ns LOAD − to L/HBYTE 0 1.0 1.0 ns Data Hold Time thd LOAD + to D7–D0 5.0 1.0 2.0 2.0 ns trec LOAD + to CLK (Note 4) 5.0 5.5 7.0 8.0 ns Load Pulse Width twld− LOW 5.0 3.0 5.5 5.5 ns twld+ HIGH 5.0 3.0 5.0 7.5 ns twclr CLR Pulse Width HIGH 5.0 5.5 6.5 9.5 ns twck CLOCK Pulse Width 5.0 2.5 3.0 3.5 ns (HIGH or LOW) Symbol Parameter Typ Units Conditions CIN Input Capacitance 7.0 pF VCC = 5.0V CPD Power Dissipation Capacitance 17.0 pF VCC = 5.0V |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |