XPC860DPCZP50D3 datasheet(65/76 Pages) MOTOROLA

65 / 76 page

MOTOROLA

MPC860 Family Hardware Speciﬁcations

UTOPIA AC Electrical Specifications

Figure 11-67 shows the I2C bus timing.

Figure 11-67. I2C Bus Timing Diagram

Part XII UTOPIA AC Electrical Speciﬁcations

Table 12-26 shows the AC electrical speciﬁcations for the UTOPIA interface.

Figure 12-68 shows signal timings during UTOPIA receive operations.

1 SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3) × pre_scaler × 2).

The ratio SYNCCLK/(BRGCLK / pre_scaler) must be greater or equal to 4/1.

Table 12-26. UTOPIA AC Electrical Speciﬁcations

Num

Signal Characteristic

Direction

Min

Max

Unit

UtpClk rise/fall time (Internal clock option)

Output

—

3.5

Duty cycle

Frequency

—

MHz

U1a

UtpClk rise/fall time (external clock option)

Input

—

3.5

Duty cycle

Frequency

—

MHz

RxEnb and TxEnb active delay

Output

UTPB, SOC, Rxclav and Txclav setup time

Input

—

UTPB, SOC, Rxclav and Txclav hold time

Input

—

UTPB, SOC active delay (and PHREQ and PHSEL active delay

in MPHY mode)

Output

SCL

202

205

203

207

204

208

206

209

211

210

SDA

XPC860DPCZP50D3 数据表(PDF) 65 Page - Motorola, Inc

XPC860DPCZP50D3 数据表(HTML) 65 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载

链接网址

XPC860DPCZP50D3 数据表(PDF) 65 Page - Motorola, Inc

XPC860DPCZP50D3 数据表(HTML) 65 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表 下载

链接网址

数据表下载