24LC32AIP datasheet(7/44 Pages) MICROCHIP

7 / 44 page

 2002-2012 Microchip Technology Inc.

DS21713M-page 7

24AA32A/24LC32A

5.0

DEVICE ADDRESSING

A control byte is the first byte received following the

Start condition from the master device (Figure 5-1).

The control byte consists of a four-bit control code. For

the 24XX32A, this is set as ‘1010’ binary for read and

write operations. The next three bits of the control byte

are the Chip Select bits (A2, A1, A0). The Chip Select

bits allow the use of up to eight 24XX32A devices on

the same bus and are used to select which device is

accessed. The Chip Select bits in the control byte must

correspond to the logic levels on the corresponding A2,

A1 and A0 pins for the device to respond. These bits

are in effect the three Most Significant bits of the word

address.

For the SOT-23 and chip scale packages, the address

pins are not available. During device addressing, the

A1, A2, and A0 Chip Selects bits (Figure 5-2) should be

set to ‘0’.

The last bit of the control byte defines the operation to

be performed. When set to a ‘1’, a read operation is

selected. When set to a zero, a write operation is

selected. The next two bytes received define the

address of the first data byte (Figure 5-2). Because

only A11 to A0 are used, the upper four address bits are

“don’t care” bits. The upper address bits are transferred

first, followed by the Less Significant bits.

Following the Start condition, the 24XX32A monitors

the SDA bus checking the device type identifier being

transmitted and, upon receiving a ‘1010’ code and

appropriate device select bits, the slave device outputs

an Acknowledge signal on the SDA line. Depending on

the state of the R/W bit, the 24XX32A will select a read

or write operation.

FIGURE 5-1:

CONTROL BYTE FORMAT

5.1

Contiguous Addressing Across

Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to

expand the contiguous address space for up to 256K

bits by adding up to eight 24XX32A devices on the

same bus. In this case, software can use A0 of the con-

trol byte as address bit A12; A1 as address bit A13; and

A2 as address bit A14. It is not possible to sequentially

read across device boundaries.

The SOT-23 and chip scale packages do not support

multiple device addressing on the same bus.

FIGURE 5-2:

ADDRESS SEQUENCE BIT ASSIGNMENTS

0 A2 A1 A0

SACK

R/W

Control Code

Chip Select

Bits

Slave Address

Acknowledge Bit

Start Bit

Read/Write Bit

010

0 R/W

xxx

••

•

••

Control Byte

Address High Byte

Address Low Byte

Control

Code

Chip

Select

Bits

x = “don’t care” bit

24LC32AIP 数据表(PDF) 7 Page - Microchip Technology

24LC32AIP 数据表(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载