| 数据搜索系统,热门电子元器件搜索 |
|
MAX258 数据表(PDF) 2 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX258 数据表(HTML) 2 Page - Maxim Integrated Products |
|
2 / 12 page ![]() (All voltages referenced to GND.) VDD, HICLK, EN......................................................-0.3V to +6V T1, T2 .................................................................-0.3V to +16.5V T1, T2 Maximum Continuous Current..............................+1.75A Continuous Power Dissipation (TA = +70ºC) TDFN (Multilayer Board) (derate 16.7mW/ºC above +70ºC)..........................1333.3mW Operating Temperature Range..........................-40ºC to +125ºC Junction Temperature......................................................+150ºC Storage Temperature Range.............................-65ºC to +150°C Lead Temperature (soldering, 10s) .................................+300°C Soldering Temperature (reflow).......................................+260°C TDFN (Multilayer) Junction-to-AmbientThermalResistance(θJA) ..........60°C/W Junction-to-CaseThermalResistance(θJC)...............11°C/W (Note 1) (VDD = +3.0V to 5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values at VDD = +5.0V and TA = +25ºC.) (Note 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS DC CHARACTERISTICS Supply Voltage Range VDD 3.0 5.5 V Supply Current IDD VEN = 0V, T1 and T2 not connected VHICLK = 0V 1.1 1.8 mA VHICLK = VDD 2.1 3.5 Disable Supply Current IDIS VEN = VDD, T1, T2, HICLK connected to GND or VDD (Note 3) 5 µA Driver Output Resistance RO IOUT = 500mA VDD = 3.0V 160 350 mΩ VDD = 4.5V 145 300 Undervoltage Lockout Threshold VUVLO VDD rising 2.6 2.75 2.9 V Undervoltage Lockout Threshold Hysteresis VUVLO_HYST 250 mV T1, T2 Leakage Current ILKG VEN = VDD, T1, T2 = 0V or VDD -1 +1 µA LOGIC SIGNALS (EN, HICLK) Input Logic-High Voltage VIH 2 V Input Logic-Low Voltage VIL 0.8 V Input Leakage Current IIL EN, HICLK = 0V or 5.5V -1 +1 µA MAX258 500mA, Push-Pull Transformer Driver for Isolated Power Supplies www.maximintegrated.com Maxim Integrated │ 2 Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial. Absolute Maximum Ratings Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Package Thermal Characteristics Electrical Characteristics |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |