数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

BQ20Z655-R1 数据表(PDF) 12 Page - Texas Instruments

部件名 BQ20Z655-R1
功能描述  SBS 1.1-COMPLIANT GAS GAUGE AND PROTECTION ENABLED WITH IMPEDANCE TRACK?
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

BQ20Z655-R1 数据表(HTML) 12 Page - Texas Instruments

Back Button BQ20Z655-R1_13 Datasheet HTML 8Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 9Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 10Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 11Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 12Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 13Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 14Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 15Page - Texas Instruments BQ20Z655-R1_13 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 25 page
background image
bq20z655-R1
SLUSAN9
– AUGUST 2011
www.ti.com
SMBus TIMING CHARACTERISTICS (continued)
TA = –40°C to 85°C Typical Values at TA = 25°C and VREG25 = 2.5 V (Unless Otherwise Noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
f(MAS)
SMBus master clock frequency
Master mode, No clock low slave
51.2
kHz
extend
Bus free time between start and stop
t(BUF)
4.7
µs
(see Figure 3)
t(HD:STA)
Hold time after (repeated) start (see Figure 3)
4
µs
t(SU:STA)
Repeated start setup time (see Figure 3)
4.7
µs
t(SU:STO)
Stop setup time (see Figure 3)
4
µs
t(HD:DAT)
Receive mode
0
ns
Data hold time (see Figure 3)
Transmit mode
300
t(SU:DAT)
Data setup time (see Figure 3)
250
ns
t(TIMEOUT)
Error signal/detect (see Figure 3)
See (1)
25
35
µs
t(LOW)
Clock low period (see Figure 3)
4.7
µs
t(HIGH)
Clock high period (see Figure 3)
See (2)
4
50
µs
t(LOW:SEXT)
Cumulative clock low slave extend time
See (3)
25
ms
Cumulative clock low master extend time
t(LOW:MEXT)
See (4)
10
ms
(see Figure 3)
tf
Clock/data fall time
See (5)
300
ns
tr
Clock/data rise time
See (6)
1000
ns
(1)
The bq20z655-R1 times out when any clock low exceeds t(TIMEOUT).
(2)
t(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq20z655-R1 that
is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0).
(3)
t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4)
t(LOW:MEXT) is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
(5)
Rise time tr = VILMAX – 0.15) to (VIHMIN + 0.15)
(6)
Fall time tf = 0.9 VDD to (VILMAX – 0.15)
12
Submit Documentation Feedback
Copyright
© 2011, Texas Instruments Incorporated
Product Folder Link(s): bq20z655-R1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com