数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM6718 数据表(PDF) 5 Page - STMicroelectronics

部件名 STM6718
功能描述  Dual/triple ultra-low voltage supervisors with push-button reset (with delay option)
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM6718 数据表(HTML) 5 Page - STMicroelectronics

  STM6718 Datasheet HTML 1Page - STMicroelectronics STM6718 Datasheet HTML 2Page - STMicroelectronics STM6718 Datasheet HTML 3Page - STMicroelectronics STM6718 Datasheet HTML 4Page - STMicroelectronics STM6718 Datasheet HTML 5Page - STMicroelectronics STM6718 Datasheet HTML 6Page - STMicroelectronics STM6718 Datasheet HTML 7Page - STMicroelectronics STM6718 Datasheet HTML 8Page - STMicroelectronics STM6718 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
STM6717/6718/6719/6720/STM6777/6778/6779/6780
Description
Doc ID 11469 Rev 8
5/30
1
Description
The STM6717/18/19/20 and STM6777/78/79/80 supervisors are a family of low-voltage/low-
supply current processor (micro or DSP) supervisors, designed to monitor two (or three)
system power supply voltages. They are targeted at applications such as set-top boxes
(STBs), portable, battery-powered systems, networking, and communication systems.
All device options have a push-button-type manual reset input (MR). The
STM6777/78/79/80 also includes an option which enables the user to delay the start of the
manual reset process from 6 µs (MRC pin left open) or more with external capacitor. The
delay is implemented by connecting the appropriately sized capacitor between the MRC pin
and VSS (typical 4 s delay with a 3.3 µF capacitor, see Table 7 on page 21).
Two of the three supplies monitored (VCC1 and VCC2) have fixed (customer-selectable,
factory-trimmed) thresholds (VRST1 and VRST2). The third voltage is monitored using an
externally adjustable RSTIN threshold (0.626 V internal reference).
If any of the three monitored voltages drop below its factory-trimmed or adjustable
thresholds, or if MR is asserted to logic low, a RST is asserted (driven low). Once asserted,
RST is maintained at low for a minimum delay period (trec) after ALL supplies rise above
their respective thresholds and MR returns to high. These devices are guaranteed to be in
the correct reset output logic state when VCC1 and/or VCC2 is greater than 0.8 V.
These devices are available in standard 5-pin or 6-pin SOT23 packages (see Table 1 on
page 1).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com