数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9959/PCBZ1 数据表(PDF) 4 Page - Analog Devices

部件名 AD9959/PCBZ1
功能描述  4-Channel, 500 MSPS DDS with 10-Bit DACs
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9959/PCBZ1 数据表(HTML) 4 Page - Analog Devices

  AD9959/PCBZ1 Datasheet HTML 1Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 2Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 3Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 4Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 5Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 6Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 7Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 8Page - Analog Devices AD9959/PCBZ1 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 44 page
background image
AD9959
Rev. B | Page 4 of 44
SPECIFICATIONS
AVDD and DVDD = 1.8 V ± 5%; DVDD_I/O = 3.3 V ± 5%; T = 25°C; RSET = 1.91 kΩ; external reference clock frequency = 500 MSPS
(REFCLK multiplier bypassed), unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFERENCE CLOCK INPUT CHARACTERISTICS
See Figure 34 and Figure 35
Frequency Range
REFCLK Multiplier Bypassed
1
500
MHz
REFCLK Multiplier Enabled
10
125
MHz
Internal VCO Output Frequency Range
VCO Gain Control Bit Set High1
255
500
MHz
VCO Gain Control Bit Set Low1
100
160
MHz
Crystal REFCLK Source Range
20
30
MHz
Input Level
200
1000
mV
Measured at each pin (single-ended)
Input Voltage Bias Level
1.15
V
Input Capacitance
2
pF
Input Impedance
1500
Ω
Duty Cycle with REFCLK Multiplier Bypassed
45
55
%
Duty Cycle with REFCLK Multiplier Enabled
35
65
%
CLK Mode Select (Pin 24) Logic 1 Voltage
1.25
1.8
V
1.8 V digital input logic
CLK Mode Select (Pin 24) Logic 0 Voltage
0.5
V
1.8 V digital input logic
DAC OUTPUT CHARACTERISTICS
Must be referenced to AVDD
Resolution
10
Bits
Full-Scale Output Current
1.25
10
mA
Gain Error
10
+10
%FS
Channel-to-Channel Output Amplitude Matching Error
−2.5
+2.5
%
Output Current Offset
1
25
μA
Differential Nonlinearity
±0.5
LSB
Integral Nonlinearity
±1.0
LSB
Output Capacitance
3
pF
Voltage Compliance Range
AVDD − 0.50
AVDD + 0.50
V
Channel-to-Channel Isolation
65
dB
DAC supplies tied together
(see Figure 19)
WIDEBAND SFDR
The frequency range for wideband
SFDR is defined as dc to Nyquist
1 MHz to 20 MHz Analog Output
65
dBc
20 MHz to 60 MHz Analog Output
62
dBc
60 MHz to 100 MHz Analog Output
59
dBc
100 MHz to 150 MHz Analog Output
56
dBc
150 MHz to 200 MHz Analog Output
53
dBc
NARROW-BAND SFDR
1.1 MHz Analog Output (±10 kHz)
90
dBc
1.1 MHz Analog Output (±50 kHz)
88
dBc
1.1 MHz Analog Output (±250 kHz)
86
dBc
1.1 MHz Analog Output (±1 MHz)
85
dBc
15.1 MHz Analog Output (±10 kHz)
90
dBc
15.1 MHz Analog Output (±50 kHz)
87
dBc
15.1 MHz Analog Output (±250 kHz)
85
dBc
15.1 MHz Analog Output (±1 MHz)
83
dBc
40.1 MHz Analog Output (±10 kHz)
90
dBc
40.1 MHz Analog Output (±50 kHz)
87
dBc
40.1 MHz Analog Output (±250 kHz)
84
dBc
40.1 MHz Analog Output (±1 MHz)
−82
dBc
75.1 MHz Analog Output (±10 kHz)
−87
dBc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com