SPEAR320-2 datasheet(23/73 Pages) STMICROELECTRONICS

23 / 73 page

SPEAr320

Architecture overview

Doc ID 16755 Rev 5

23/73

3.21

8-channel ADC

Main features:

●

Successive approximation conversion method

●

10-bit resolution @1 Msps

●

Hardware supporting up to 13.5 bits resolution at 8 ksps by oversampling and

accumulation

●

Eight analog input (AIN) channels, ranging from 0 to 2.5 V

●

INL ± 1 LSB, DNL ± 1 LSB

●

Programmable conversion speed, (min. conversion time is 1 µs)

●

Programmable averaging of results from 1 (No averaging) up to 128

●

Programmable auto scan for all the eight channels.

3.22

System controller

The System Controller provides an interface for controlling the operation of the overall

system.

Main features:

●

Power saving system mode control

●

Crystal oscillator and PLL control

●

Configuration of system response to interrupts

●

Reset status capture and soft reset generation

●

Watchdog and timer module clock enable

3.22.1

Power saving system mode control

Using three mode control bits, the system controller switch the SPEAr320 to any one of four

different modes: DOZE, SLEEP, SLOW and NORMAL.

●

SLEEP mode: In this mode the system clocks, HCLK and CLK, are disabled and the

System Controller clock SCLK is driven by a low speed oscillator (nominally 32768 Hz).

When either a FIQ or an IRQ interrupt is generated (through the VIC) the system enters

DOZE mode. Additionally, the operating mode setting in the system control register

automatically changes from SLEEP to DOZE.

●

DOZE mode: In this mode the system clocks, HCLK and CLK, and the System

Controller clock SCLK are driven by a low speed oscillator. The System Controller

moves into SLEEP mode from DOZE mode only when none of the mode control bits

are set and the processor is in Wait-for-interrupt state. If SLOW mode or NORMAL

mode is required the system moves into the XTAL control transition state to initialize the

crystal oscillator.

●

SLOW mode: During this mode, both the system clocks and the System Controller

clock are driven by the crystal oscillator. If NORMAL mode is selected, the system goes

into the "PLL control" transition state. If neither the SLOW nor the NORMAL mode

control bits are set, the system goes into the "Switch from XTAL" transition state.

●

NORMAL mode: In NORMAL mode, both the system clocks and the System Controller

clock are driven by the PLL output. If the NORMAL mode control bit is not set, then the

system goes into the "Switch from PLL" transition state.

SPEAR320-2 数据表(PDF) 23 Page - STMicroelectronics

SPEAR320-2 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载