| 数据搜索系统,热门电子元器件搜索 |
|
MPC962309EF-1H 数据表(PDF) 4 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
MPC962309EF-1H 数据表(HTML) 4 Page - Integrated Device Technology |
|
4 / 18 page ![]() MPC962305 REVISION 8 JANUARY 8, 2013 4 ©2013 Integrated Device Technology, Inc. MPC962305 Data Sheet LOW-COST, 3.3V ZERO DELAY BUFFEr Table 7. Switching Characteristics for MPC962305-1 and MPC962309-1 Industrial Temperature Devices(1) 1. All parameters are specified with loaded outputs. Parameter Name Test Conditions Min Typ Max Unit t1 Output Frequency 30-pF load 10-pF load 10 10 100 133.33 MHz MHz Duty Cycle(2) = t2 t1 2. Parameter is guaranteed by design and characterization. Not 100% tested in production. Measured at 1.4 V, FOUT = 66.67 MHz 40.0 50.0 60.0 % t3 Rise Time(2) Measured between 0.8 V and 2.0 V 2.50 ns t4 Fall Time(2) Measured between 0.8 V and 2.0 V 2.50 ns t5 Output to Output Skew(2) All outputs equally loaded 250 ps t6A Delay, REF Rising Edge to CLKOUT Rising Edge(2) Measured at VDD/2 0 350 ps t6B Delay, REF Rising Edge to CLKOUT Rising Edge(2) Measured at VDD/2. Measured in PLL Bypass Mode, MPC962309 device only 15 8.7 ns t7 Device to Device Skew(2) Measured at VDD/2 on the CLKOUT pins of devices 0 700 ps tJ Cycle to Cycle Jitter(2) Measured at 66.67 MHz, loaded outputs 200 ps tLOCK PLL Lock Time(2) Stable power supply, valid clock presented on REF pin 1.0 ms Table 8. Switching Characteristics for MPC962305-1H and MPC962309-1H Industrial Temperature Devices(1) 1. All parameters are specified with loaded outputs. Parameter Name Test Conditions Min Typ Max Unit t1 Output Frequency 30-pF load 10-pF load 10 10 100 133.33 MHz MHz Duty Cycle(2) = t2 t1 2. Parameter is guaranteed by design and characterization. Not 100% tested in production. Measured at 1.4 V, FOUT = 66.67 MHz 40.0 50.0 60.0 % Duty Cycle(2) = t2 t1 Measured at 1.4 V, FOUT < 50 MHz 45.0 55.0 55.0 % t3 Rise Time(2) Measured between 0.8 V and 2.0 V 1.50 ns t4 Fall Time(2) Measured between 0.8 V and 2.0 V 1.50 ns t5 Output to Output Skew(2) All outputs equally loaded 250 ps t6A Delay, REF Rising Edge to CLKOUT Rising Edge(2) Measured at VDD/2 0 350 ps t6B Delay, REF Rising Edge to CLKOUT Rising Edge(2) Measured at VDD/2. Measured in PLL Bypass Mode, MPC962309 device only 15 8.7 ns t7 Device to Device Skew(2) Measured at VDD/2 on the CLKOUT pins of devices 0 700 ps t8 Output Slew Rate(2) Measured between 0.8 V and 2.0 V using Test Circuit #2 1 V/ns tJ Cycle to Cycle Jitter(2) Measured at 66.67 MHz, loaded outputs 200 ps tLOCK PLL Lock Time(2) Stable power supply, valid clock presented on REF pin 1.0 ms |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |