数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLV2711CDBVR 数据表(PDF) 25 Page - Texas Instruments

Click here to check the latest version.
部件名 TLV2711CDBVR
功能描述  MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TLV2711CDBVR 数据表(HTML) 25 Page - Texas Instruments

Back Button TLV2711CDBVR Datasheet HTML 21Page - Texas Instruments TLV2711CDBVR Datasheet HTML 22Page - Texas Instruments TLV2711CDBVR Datasheet HTML 23Page - Texas Instruments TLV2711CDBVR Datasheet HTML 24Page - Texas Instruments TLV2711CDBVR Datasheet HTML 25Page - Texas Instruments TLV2711CDBVR Datasheet HTML 26Page - Texas Instruments TLV2711CDBVR Datasheet HTML 27Page - Texas Instruments TLV2711CDBVR Datasheet HTML 28Page - Texas Instruments TLV2711CDBVR Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 32 page
background image
TLV2711, TLV2711Y
Advanced LinCMOS
 RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
SLOS196A – AUGUST 1997 – REVISED MARCH 2001
25
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
driving large capacitive loads (continued)
The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 52). To
use equation 1, UGBW must be approximated from Figure 52.
10 k
10 k
VDD – / GND
VDD +
Rnull
CL
VI
+
Figure 53. Series-Resistance Circuit
driving heavy dc loads
The TLV2711 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail
output devices. This device is specified to sink 500
µA and source 250 µA at VDD = 3 V and VDD = 5 V at a
maximum quiescent IDD of 25 µA. This provides a greater than 90% power efficiency.
When driving heavy dc loads, such as 10 k
Ω, the positive edge under slewing conditions can experience some
distortion. This condition can be seen in Figure 38. This condition is affected by three factors.
D Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The
distortion occurs only when the output signal swings through the point where the load is referenced.
Figure 39 illustrates two 10-k
Ω load conditions. The first load condition shows the distortion seen for a 10-kΩ
load tied to 2.5 V. The third load condition shows no distortion for a 10-k
Ω load tied to 0 V.
D Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 39
illustrates the difference seen on the output for a 10-k
Ω load and a 100-kΩ load with both tied to 2.5 V.
D Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input
edge rates.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com