数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA381BW 数据表(PDF) 69 Page - STMicroelectronics

部件名 STA381BW
功能描述  Sound Terminal® 2.1-channel high-efficiency digital audio system
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA381BW 数据表(HTML) 69 Page - STMicroelectronics

Back Button STA381BW Datasheet HTML 65Page - STMicroelectronics STA381BW Datasheet HTML 66Page - STMicroelectronics STA381BW Datasheet HTML 67Page - STMicroelectronics STA381BW Datasheet HTML 68Page - STMicroelectronics STA381BW Datasheet HTML 69Page - STMicroelectronics STA381BW Datasheet HTML 70Page - STMicroelectronics STA381BW Datasheet HTML 71Page - STMicroelectronics STA381BW Datasheet HTML 72Page - STMicroelectronics STA381BW Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 174 page
background image
DocID018835 Rev 8
69/174
STA381BW
Register description: New Map
6.18.3
LRCK double trigger protection
This bit actively prevents double triggering of LRCLK.
6.18.4
Power-down
The PWDN register is used to place the IC in a low-power state. When PWDN is written
as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted
to power down the power stage, then the master clock to all internal hardware except the
I2C block is gated. This places the IC in a very low power consumption state.The register
state is preserved once the device recovers from power-down.
6.18.5
External amplifier power-down
The EAPD register directly disables/enables the internal power circuitry.
When EAPD = 0, the internal power section is placed in a low-power state (disabled). This
register also controls the EAPD/FFX4B output pin when OCFG = 11.
6.19
Volume control registers (addr 0x17 - 0x1B)
6.19.1
Mute/line output configuration register (addr 0x17)
Table 50. LRCK double trigger protection
Bit
R/W
RST
Name
Description
4
R/W
1
LDTE
LRCLK double trigger protection enable
Table 51. IC power-down
Bit
R/W
RST
Name
Description
7
R/W
1
PWDN
0: IC power-down low-power condition
1: IC normal operation
Table 52. External amplifier power-down
Bit
R/W
RST
Name
Description
7
R/W
0
EAPD
0: External power stage power-down active
1: Normal operation
D7
D6
D5
D4
D3
D2
D1
D0
LOC1
LOC0
Reserved
Reserved
C3M
C2M
C1M
MMUTE
00000000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com