数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FST16213 数据表(PDF) 4 Page - Fairchild Semiconductor

部件名 FST16213
功能描述  24-Bit Bus Exchange Switch
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor

FST16213 数据表(HTML) 4 Page - Fairchild Semiconductor

  FST16213 Datasheet HTML 1Page - Fairchild Semiconductor FST16213 Datasheet HTML 2Page - Fairchild Semiconductor FST16213 Datasheet HTML 3Page - Fairchild Semiconductor FST16213 Datasheet HTML 4Page - Fairchild Semiconductor FST16213 Datasheet HTML 5Page - Fairchild Semiconductor FST16213 Datasheet HTML 6Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
www.fairchildsemi.com
4
AC Electrical Characteristics
Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On
resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
Capacitance (Note 7)
Note 7: TA = +25°C, f = 1 MHz, Capacitance is characterized but not tested.
AC Loading and Waveforms
Note: Input driven by 50
Ω source terminated in 50 Ω
Note: CL includes load and stray capacitance
Note: Input PRR
= 1.0 MHz, t
W = 500 ns
FIGURE 1. AC Test Circuit
FIGURE 2. AC Waveforms
Symbol
Parameter
TA = −40 °C to +85 °C,
Units
Conditions
Figure No.
CL = 50pF, RU = RD = 500Ω
VCC = 4.5 − 5.5V
VCC = 4.0V
Min
Max
Min
Max
tPHL,tPLH
Prop Delay Bus to Bus (Note 6)
0.25
0.25
ns
VI = OPEN
Figure 1
Figure 2
tPHL,tPLH
Prop Delay A1 to A2
0.5
0.5
ns
VI = OPEN
Figure 1
Figure 2
tPZH, tPZL
Output Enable Time, S to A or B
1.5
7.5
8.0
ns
VI = 7V for tPZL
Figure 1
Figure 2
VI = OPEN for tPZH
tPHZ, tPLZ
Output Disable Time S to A or B
1.0
8.5
9.0
ns
VI = 7V for tPLZ
Figure 1
Figure 2
VI = OPEN for tPHZ
tPZH, tPZL
Output Enable Time, S0 to A2 and B2
1.5
9.5
10.0
ns
VI = 7V for tPZL
Figure 1
Figure 2
VI = OPEN for tPZH
tPHZ, tPLZ
Output Disable Time, S0 to A2 and B2
1.5
9.0
10.0
ns
VI = 7V for tPLZ
Figure 1
Figure 2
VI = OPEN for tPHZ
Symbol
Parameter
Typ
Max
Units
Conditions
CIN
Control pin Input Capacitance
3
pF
VCC = 5.0V
CI/O
Input/Output Capacitance
10
pF
VCC = 5.0V
S0, S1, or S2
= GND



Html Pages

1 2 3 4 5 6


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com