数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

93C86B 数据表(PDF) 8 Page - Microchip Technology

部件名 93C86B
功能描述  16K Microwire Compatible Serial EEPROM
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

93C86B 数据表(HTML) 8 Page - Microchip Technology

Back Button 93C86B Datasheet HTML 4Page - Microchip Technology 93C86B Datasheet HTML 5Page - Microchip Technology 93C86B Datasheet HTML 6Page - Microchip Technology 93C86B Datasheet HTML 7Page - Microchip Technology 93C86B Datasheet HTML 8Page - Microchip Technology 93C86B Datasheet HTML 9Page - Microchip Technology 93C86B Datasheet HTML 10Page - Microchip Technology 93C86B Datasheet HTML 11Page - Microchip Technology 93C86B Datasheet HTML 12Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C
DS21797D-page 8
 2004 Microchip Technology Inc.
2.6
ERASE/WRITE DISABLE And ENABLE (EWDS/EWEN)
The 93XX86A/B/C powers up in the ERASE/WRITE
Disable (EWDS) state. All programming modes must be
preceded by an ERASE/WRITE Enable (EWEN) instruc-
tion. Once the EWEN instruction is executed, program-
ming remains enabled until an EWDS instruction is
executed or VCC is removed from the device.
To protect against accidental data disturbance, the
EWDS
instruction can be used to disable all ERASE/
WRITE functions and should follow all programming
operations.
Execution
of
a
READ
instruction
is
independent of both the EWEN and EWDS instructions.
FIGURE 2-3:
EWDS TIMING
FIGURE 2-4:
EWEN TIMING
2.7
READ
The READ instruction outputs the serial data of the
addressed memory location on the DO pin. A dummy
zero bit precedes the 8-bit (If ORG pin is low or A-Version
devices) or 16-bit (If ORG pin is high or B-version
devices) output string. The output data bits will toggle on
the rising edge of the CLK and are stable after the spec-
ified time delay (TPD). Sequential read is possible when
CS is held high. The memory data will automatically cycle
to the next register and output sequentially.
FIGURE 2-5:
READ TIMING
CS
CLK
DI
10
00
0
X
•••
X
TCSL
1X
CS
CLK
DI
00
1
1
X
TCSL
•••
CS
CLK
DI
DO
11
0
An
•••
A0
HIGH-Z
0Dx
•••
D0
Dx
•••
D0
•••
Dx
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com