数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADDI7100 数据表(PDF) 17 Page - Analog Devices

部件名 ADDI7100
功能描述  Complete, 12-Bit, 45 MHz CCD Signal Processor
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADDI7100 数据表(HTML) 17 Page - Analog Devices

Back Button ADDI7100 Datasheet HTML 12Page - Analog Devices ADDI7100 Datasheet HTML 13Page - Analog Devices ADDI7100 Datasheet HTML 14Page - Analog Devices ADDI7100 Datasheet HTML 15Page - Analog Devices ADDI7100 Datasheet HTML 16Page - Analog Devices ADDI7100 Datasheet HTML 17Page - Analog Devices ADDI7100 Datasheet HTML 18Page - Analog Devices ADDI7100 Datasheet HTML 19Page - Analog Devices ADDI7100 Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 17 / 20 page
background image
ADDI7100
Rev. C | Page 17 of 20
COMPLETE REGISTER LISTING
Note that when an address contains fewer than 16 data bits, all remaining bits must be written as zeros.
Table 8. AFE
Address
Data
Bits
Default
Value
Update
Type1
Name
Description
0x00
[1:0]
0
SCK
STANDBY
00: normal operation
01: reference standby
10: full standby
11: full standby
[2]
0x1
CLAMP_EN
1: enable black clamp
0: disable black clamp
[3]
0
FASTCLAMP
0: normal CLPOB settling
1: faster CLPOB settling
[4]
0
FASTUPDATE
1: enable very fast clamping when CDS gain is changed
0: ignore CDS gain updates
[5]
0
PBLK_LVL
0: blank to 0
1: blank to clamp level
[6]
0
DCBYP
0: normal dc restore operation
1: dc restore disabled during PBLK active
[8:7]
0x2
Test
Test use only; must be set to 2
[10:9]
0x2
Test
Test use only; must be set to 2
0x01
[0]
0
SCK
SHPD_POL
0: rising edge sample
1: falling edge sample
[1]
0
DATACLK_POL
0: rising edge triggered
1: falling edge triggered
[2]
0
CLP_POL
0: active low
1: active high
[3]
0
PBLK_POL
0: active low
1: active high
[4]
0
DOUT_OFF
0: data outputs are driven
1: data outputs are disabled (high-Z)
[5]
0
DOUTLATCH
0: retime data outputs with output latch (using DATACLK)
1: do not retime data outputs; output latch is transparent
[6]
0
GRAY_EN
1: gray encode ADC outputs
0x02
[2:0]
0x1
SCK/VD
CDSGAIN
CDS gain setting:
0x0: −3 dB
0x1: 0 dB
0x2: +3 dB
0x3: +6 dB
0x03
[9:0]
0x0F
SCK/VD
VGAGAIN
VGA gain, 6 dB to 42 dB (0.0358 dB per step)
0x04
[10:0]
0x1EC
SCK/VD
CLAMPLEVEL
Optical black clamp level, 0 LSB to 511 LSB (0.25 LSB per step)
0x05
[1:0]
0
SCK
STARTUP
Must be set to 0x3 after power-up
[3:2]
0
Test
Test use only; must be set to 0
0x06
[2:0]
0x6
SCK
Test
Test use only; must be set to 6
[3]
0
Test
Test use only; must be set to 0
[5:4]
0
Test
Test use only; must be set to 0
0x07
[0]
0
SCK
Test
Test use only; must be set to 0
0x08
[11:0]
0xFFF
SCK
Test
Test use only; must be set to 0xFFF
0x09
[11:0]
0xFFF
SCK
Test
Test use only; must be set to 0xFFF
0x0A
[0]
0
SCK
Test
Test use only; must be set to 0
0x0B
[0]
0
SCK
SW_RST
1: software reset; automatically resets to 0 after software reset
0x0C
[0]
0x1
SCK
OUTCONTROL
Data output control:
0: make all outputs dc inactive
1: enable data outputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com