 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD7921AUJZ-R2 数据表(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7921AUJZ-R2 数据表(HTML) 7 Page - Analog Devices |
|
|
7 / 28 page  AD7911/AD7921 Rev. A | Page 7 of 28 TIMING SPECIFICATIONS Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. VDD = 2.35 V to 5.25 V; TA = TMIN to TMAX, unless otherwise noted. Table 3. Parameter Limit at TMIN, TMAX Unit Description fSCLK1 10 kHz min2 5 MHz max tCONVERT 16 × tSCLK AD7921 14 × tSCLK AD7911 tQUIET 30 ns min Minimum quiet time required between bus relinquish and start of next conversion t1 15 ns min Minimum CS pulse width t2 10 ns min CS to SCLK setup time t33 30 ns max Delay from CS until DOUT three-state is disabled t43 45 ns max DOUT access time after SCLK falling edge t5 0.4 tSCLK ns min SCLK low pulse width t6 0.4 tSCLK ns min SCLK high pulse width t74 10 ns min SCLK to DOUT valid hold time t8 5 ns min DIN setup time prior to SCLK falling edge t9 6 ns min DIN hold time after SCLK falling edge t105 30 ns max SCLK falling edge to DOUT three-state 10 ns min SCLK falling edge to DOUT three-state tPOWER-UP6 1 μs max Power-up time from full power-down 1 Mark/space ratio for SCLK input is 40/60 to 60/40. 2 Minimum fSCLK at which specifications are guaranteed. 3 Measured with the load circuit in Figure 2 and defined as the time required for the output to cross VIH or VIL voltage. 4 Measured with a 50 pF load capacitor. 5 T10 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t10, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. 6 See the Power-Up Time section. TIMING DIAGRAMS 200 μAI OL 200 μAI OH 1.6V TO OUTPUT PIN CL 50pF Figure 2. Load Circuit for Digital Output Timing Specifications SCLK VIH VIL DOUT t4 Figure 3. Access Time after SCLK Falling Edge SCLK VIH VIL DOUT t7 Figure 4. Hold Time after SCLK Falling Edge SCLK 1.6V DOUT t10 Figure 5. SCLK Falling Edge to DOUT Three-State |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
