MPC8349ECVVALDB datasheet(68/87 Pages) FREESCALE

68 / 87 page

MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13

Freescale Semiconductor

Clocking

Table 57 provides the operating frequencies for the MPC8349EA TBGA under recommended operating

conditions (see Table 2).

All frequency combinations shown in the table below may not be available. Maximum operating

frequencies depend on the part ordered, see Section 22.1, “Part Numbers Fully Addressed by This

Document,” for part ordering details and contact your Freescale Sales Representative or authorized

distributor for more information.

19.1

System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor

encodings for the system PLL.

Table 57. Operating Frequencies for TBGA

Characteristic1

1 The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting csb_clk, MCK,

LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. The value of

SCCR[ENCCM], SCCR[USBDRCM] and SCCR[USBMPHCM] must be programmed so that the maximum internal operating

frequency of the security core and USB modules does not exceed the respective values listed in this table.

400 MHz

533 MHz

667 MHz

Unit

e300 core frequency (core_clk)

266–400

266–533

266–667

MHz

Coherent system bus frequency (csb_clk)

100–266

100–333

MHz

DDR1 memory bus frequency (MCK)2

2 The DDR data rate is 2x the DDR memory bus frequency.

100–133

100–166.67

MHz

DDR2 memory bus frequency (MCK)3

3 The DDR data rate is 2x the DDR memory bus frequency.

100–133

100–200

MHz

Local bus frequency (LCLKn)4

4 The local bus frequency is 1/2, 1/4, or 1/8 of the lbiu_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the

csb_clk frequency (depending on RCWL[LBIUCM]).

16.67–133

MHz

PCI input frequency (CLKIN or PCI_CLK)

25–66

MHz

Security core maximum internal operating frequency

133

166

MHz

USB_DR, USB_MPH maximum internal operating frequency

133

166

MHz

Table 58. System PLL Multiplication Factors

RCWL[SPMF]

System PLL Multiplication Factor

0000

× 16

0001

Reserved

0010

× 2

0011

× 3

0100

× 4

0101

× 5

0110

× 6

MPC8349ECVVALDB 数据表(PDF) 68 Page - Freescale Semiconductor, Inc

MPC8349ECVVALDB 数据表(HTML) 68 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载