MPC8349EVVALDB datasheet(69/87 Pages) FREESCALE

部件名	MPC8349EVVALDB

功能描述	Integrated Host Processor Hardware Specifications

PDF	87 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

69 / 87 page

MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13

Freescale Semiconductor

Clocking

As described in Section 19, “Clocking,” the LBIUCM, DDRCM, and SPMF parameters in the reset

configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the

primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 59

and Table 60 show the expected frequency values for the CSB frequency for select csb_clk to

CLKIN/PCI_SYNC_IN ratios.

0111

× 7

1000

× 8

1001

× 9

1010

× 10

1011

× 11

1100

× 12

1101

× 13

1110

× 14

1111

× 15

Table 59. CSB Frequency Options for Host Mode

CFG_CLKIN_DIV

at Reset1

SPMF

csb_clk :

Input Clock Ratio2

Input Clock Frequency (MHz)2

16.67

33.33

66.67

csb_clk Frequency (MHz)

Low

0010

2 : 1

133

Low

0011

3 : 1

100

200

Low

0100

4 : 1

100

133

266

Low

0101

5 : 1

125

166

333

Table 58. System PLL Multiplication Factors (continued)

RCWL[SPMF]

System PLL Multiplication Factor

MPC8349EVVALDB 数据表(PDF) 69 Page - Freescale Semiconductor, Inc

MPC8349EVVALDB 数据表(HTML) 69 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载