AD5560JSVUZ datasheet(2/68 Pages) AD

2 / 68 page

AD5560

Data Sheet

Rev. D | Page 2 of 68

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications....................................................................................... 1

General Description ......................................................................... 1

Revision History ............................................................................... 3

Functional Block Diagram .............................................................. 4

Specifications..................................................................................... 5

Timing Characteristics .............................................................. 13

Timing Diagrams........................................................................ 13

Absolute Maximum Ratings.......................................................... 15

ESD Caution................................................................................ 15

Pin Configurations and Function Descriptions ......................... 16

Typical Performance Characteristics ........................................... 20

Terminology .................................................................................... 28

Theory of Operation ...................................................................... 29

Force Amplifier........................................................................... 29

DAC Reference Voltage (VREF)............................................... 29

Open-Sense Detect (OSD) Alarm and Clamp ....................... 29

Device Under Test Ground (DUTGND)................................. 29

GPO.............................................................................................. 30

Comparators................................................................................ 30

Current Clamps .......................................................................... 30

Short-Circuit Protection............................................................ 30

Guard Amplifier ......................................................................... 30

Compensation Capacitors......................................................... 30

Current Range Selection............................................................ 31

High Current Ranges ................................................................. 31

Ideal Sequence for Gang Mode................................................. 32

Compensation for Gang Mode................................................. 32

System Force/Sense Switches.................................................... 32

Die Temperature Sensor and Thermal Shutdown.................. 33

Measure Output (MEASOUT) ................................................. 33

VMID Voltage ................................................................................ 33

Force Amplifier Stability............................................................ 36

Poles and Zeros in a Typical System ........................................ 37

Minimizing the Number of External Compensation

Components................................................................................ 37

Extra Poles and Zeros in the AD5560...................................... 37

Compensation Strategies........................................................... 38

Optimizing Performance for a Known Capacitor Using

Autocompensation Mode.......................................................... 38

Adjusting the Autocompensation Mode................................. 39

Dealing with Parallel Load Capacitors .................................... 39

DAC Levels.................................................................................. 39

Force and Comparator DACs ................................................... 39

Clamp DACs ............................................................................... 39

OSD DAC .................................................................................... 40

DUTGND DAC.......................................................................... 40

Offset DAC.................................................................................. 40

Offset and Gain Registers.......................................................... 40

Reference Selection .................................................................... 41

Choosing AVDD/AVSS Power Supply Rails............................... 41

Choosing HCAVSSx and HCAVDDx Supply Rails ................... 41

Power Dissipation....................................................................... 41

Package Composition and Maximum Vertical Force............ 42

Slew Rate Control....................................................................... 42

Serial Interface ................................................................................ 44

SPI Interface................................................................................ 44

SPI Write Mode .......................................................................... 44

SDO Output ................................................................................ 44

RESET Function ......................................................................... 44

BUSY Function........................................................................... 44

LOAD Function.......................................................................... 44

Control Registers............................................................................ 46

DPS and DAC Addressing ........................................................ 46

Readback Mode .......................................................................... 57

DAC Readback............................................................................ 57

Power-On Default ...................................................................... 57

Using the HCAVDDx and HCAVSSx Supplies .......................... 59

Power Supply Sequencing ......................................................... 59

Required External Components............................................... 60

Power Supply Decoupling ......................................................... 61

Applications Information .............................................................. 62

Thermal Considerations............................................................ 62

Temperature Contour Map on the Top of the Package......... 63

Outline Dimensions....................................................................... 64

Ordering Guide .......................................................................... 65

AD5560JSVUZ 数据表(PDF) 2 Page - Analog Devices

AD5560JSVUZ 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载