数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IA82050-PDW28I-R-01 数据表(PDF) 17 Page - InnovASIC, Inc

部件名 IA82050-PDW28I-R-01
功能描述  Asynchronous Serial Controller
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

IA82050-PDW28I-R-01 数据表(HTML) 17 Page - InnovASIC, Inc

Back Button IA82050-PDW28I-R-01 Datasheet HTML 13Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 14Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 15Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 16Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 17Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 18Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 19Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 20Page - InnovASIC, Inc IA82050-PDW28I-R-01 Datasheet HTML 21Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 22 page
background image
IA82050
Data Sheet
Asynchronous Serial Controller
February 25, 2011
IA211030617-08
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 17 of 22
1-888-824-4184
®
7.
AC Characteristics
Table 10. AC Characteristics
Parameter
Min
Max
Notes
CLK period
54 ns
250 ns
Divide by Two
CLK period
54 ns
108 ns
No Divide by
CLK Low Time
25 ns
CLK High Time
25 ns
CLK Rise Time
10 ns
Divide by Two
Measured between 0.3 *
VDD and 0.7 * VDD
CLK Fall Time
10 ns
Divide by Two
Measured between 0.3 *
VDD and 0.7 * VDD
CLK Rise Time
15 ns
No Divide by
CLK Fall Time
15 ns
No Divide by
Crystal Frequency
1 Mhz
20 Mhz
Reset Width
8 * Clock Period
RTS/DTR Low Setup to
Reset inactive
6 * Clock Period
RTS/DTR Low Hold after
Reset inactive
Clock Period
– 20 ns
RDn Active Width
2* clock period
+ 65 ns
Address/CSn Setup Time to
RDn Active
7 ns
Address/CSn Hold after
RDn Inactive
0 ns
RDn or WRn Inactive to
Active Delay
Clock Period +
15 ns
Data Out Float Delay after
RDn Inactive
40 ns
WRn Active Width
2 * Clock Period
+ 15 ns
Address CSn Setup Time to
WRn Active
7 ns
Address and CSn hold
Time after WRn
0 ns
Data in Setup Time to WRn
Inactive
90 ns
Data In Hold Time after
WRn Inactive
12 ns
SCLK Period
216 ns
16x Clocking Mode
SCLK Period
3500 ns
1x Clocking Mode
RXD Setup Time to SCLK
High
250 ns
RXD Hold Time after SCLK
High
250 ns
TXD Valid after SCLK Low
170 ns
TXD Delay after RXD
170 ns
Remote Loopback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com