ADMC331BSTZ datasheet(3/36 Pages) AD

3 / 36 page

ADMC331

–3–

REV. B

TIMING PARAMETERS

Parameter

Min

Max

Unit

Clock Signals

tCK is defined as 0.5 tCKI. The ADMC331 uses an input clock with a frequency equal

to half the instruction rate; a 13 MHz input clock (which is equivalent to 76.9 ns)

yields a 38.5 ns processor cycle (equivalent to 26 MHz). tCK values within the range

of 0.5 tCKI period should be substituted for all relevant timing parameters to obtain

specification value.

Example: tCKH = 0.5 tCK – 10 ns = 0.5 (38.5 ns) – 10 ns = 9.25 ns.

Timing Requirements:

tCKI

CLKIN Period

76.9

150

tCKIL

CLKIN Width Low

tCKIH

CLKIN Width High

Switching Characteristics:

tCKL

CLKOUT Width Low

0.5 tCK – 10

tCKH

CLKOUT Width High

0.5 tCK – 10

tCKOH

CLKIN High to CLKOUT High

Control Signals

Timing Requirement:

tRSP

RESET Width Low

5 tCK

PWM Shutdown Signals

Timing Requirement:

tPWMTPW

PWMTRIP Width Low

2 tCK

NOTE

1Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal

oscillator start-up time).

CLKIN

CLKOUT

tCKOH

tCKI

tCKIH

tCKH

tCKL

tCKIL

Figure 1. Clock Signals

ADMC331BSTZ 数据表(PDF) 3 Page - Analog Devices

ADMC331BSTZ 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载