数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5313 数据表(PDF) 21 Page - Analog Devices

部件名 AD5313
功能描述  2.5 V to 5.5 V, 230 關A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5313 数据表(HTML) 21 Page - Analog Devices

Back Button AD5313 Datasheet HTML 17Page - Analog Devices AD5313 Datasheet HTML 18Page - Analog Devices AD5313 Datasheet HTML 19Page - Analog Devices AD5313 Datasheet HTML 20Page - Analog Devices AD5313 Datasheet HTML 21Page - Analog Devices AD5313 Datasheet HTML 22Page - Analog Devices AD5313 Datasheet HTML 23Page - Analog Devices AD5313 Datasheet HTML 24Page - Analog Devices AD5313 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
AD5303/AD5313/AD5323
Rev. B | Page 21 of 28
APPLICATIONS INFORMATION
TYPICAL APPLICATION CIRCUIT
The AD5303/AD5313/AD5323 can be used with a wide range
of reference voltages, especially if the reference inputs are con-
figured to be unbuffered, in which case the devices offer a full,
one-quadrant multiplying capability over a reference range of
0 V to VDD.
More typically, the AD5303/AD5313/AD5323 may be used
with a fixed precision reference voltage. Figure 39 shows a
typical setup for the AD5303/AD5313/AD5323 when using
an external reference. If the reference inputs are unbuffered,
the reference input range is from 0 V to VDD, but if the on-chip
reference buffers are used, the reference range is reduced. Suit-
able references for 5 V operation are the AD780 and REF192
(2.5 V references). For 2.5 V operation, a suitable external
reference is the REF191, a 2.048 V reference.
SCLK
DIN
GND
AD5303/AD5313/
AD5323
SERIAL
INTERFACE
EXT
REF
AD780/REF192
WITH VDD = 5V
OR REF191 WITH
VDD = 2.5V
VOUT
SYNC
VOUTA
VOUTB
VREFA
VREFB
1µF
VDD = 2.5V to 5.5V
VDD
BUF A BUF B
Figure 39. AD5303/AD5313/AD5323 Using External Reference
If an output range of 0 V to VDD is required when the reference
inputs are configured as unbuffered (for example, 0 V to 5 V),
the simplest solution is to connect the reference inputs to VDD.
As this supply may not be very accurate and may be noisy, the
AD5303/AD5313/AD5323 can be powered from the reference
voltage, for example, using a 5 V reference such as the REF195,
as shown in Figure 40. The REF195 outputs a steady supply
voltage for the AD5303/AD5313/AD5323. The supply current
required from the REF195 is 300 μA and approximately 30 μA
or 60 μA into each of the reference inputs (if unbuffered). This
is with no load on the DAC outputs. When the DAC outputs are
loaded, the REF195 also needs to supply the current to the
loads. The total current required (with a 10 kΩ load on each
output) is
360 μA + 2(5 V/10 kΩ) = 1.36 mA
The load regulation of the REF195 is typically 2 ppm/mA, which
results in an error of 2.7 ppm (13.5 μV) for the 1.36 mA current
drawn from it. This corresponds to a 0.0007 LSB error at eight
bits and 0.011 LSB error at 12 bits.
SCLK
DIN
AD5303/AD5313/
AD5323
SERIAL
INTERFACE
REF195
OUTPUT
SYNC
VOUTA
VOUTB
VDD
VREFA
1µF
15V
GND
VS
VREFB
0.1µF
10µF
GND BUF A BUF B
Figure 40. Using an REF195 as Power and Reference to the
AD5303/AD5313/AD5323
BIPOLAR OPERATION USING THE AD5303/
AD5313/AD5323
The AD5303/AD5313/AD5323 have been designed for single-
supply operation, but bipolar operation is also achievable using
the circuit shown in Figure 41. The circuit shown has been con-
figured to achieve an output voltage range of −5 V < VOUT < +5 V.
Rail-to-rail operation at the amplifier output is achievable using
an AD820 or OP295 as the output amplifier.
SCLK
DIN
AD5303/AD5313/
AD5323
SERIAL
INTERFACE
REF195
SYNC
VOUTA/B
VREFA/B
1µF
GND
6V to 16V
0.1µF
10µF
VDD
VDD = 5V
+5V
–5V
R2
10kΩ
AD820/
OP295
R1
10kΩ
±5V
GND BUF A BUF B
OUTPUT
VS
Figure 41. Bipolar Operation Using the AD5303/AD5313/AD5323
The output voltage for any input code can be calculated as
follows:
[
])
/
(
/
)
(
)
2
/
(
)
(
R1
R2
V
R1
R2
R1
D
V
V
REF
N
REF
OUT
×
+
×
×
=
where:
D is the decimal equivalent of the code loaded to the DAC.
N is the DAC resolution.
VREF is the reference voltage input, and gain bit = 0, with
VREF = 5 V
R1 = R2 = 10 kΩ and VDD = 5 V,
V
D
V
N
OUT
5
)
2
/
10
(
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com