数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP5585ACBZ-04-R7 数据表(PDF) 19 Page - Analog Devices

部件名 ADP5585ACBZ-04-R7
功能描述  Keypad Decoder and I/O Expansion
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP5585ACBZ-04-R7 数据表(HTML) 19 Page - Analog Devices

Back Button ADP5585ACBZ-04-R7 Datasheet HTML 15Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 16Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 17Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 18Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 19Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 20Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 21Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 22Page - Analog Devices ADP5585ACBZ-04-R7 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 40 page
background image
Data Sheet
ADP5585
Rev. C | Page 19 of 40
DETAILED REGISTER DESCRIPTIONS
Note that N/A throughout this section means not applicable.
Note: All register default to 0000 0000 unless otherwise specified.
ID Register 0x00
Table 7. ID Bit Descriptions
Bit(s)
Bit Name
Access
Description
7 to 4
MAN_ID
Read only
Manufacturer ID, default = 0010
3 to 0
REV_ID
Read only
Rev ID
INT_STATUS Register 0x01
Table 8. INT_STATUS Bit Descriptions
Bit(s)
Bit Name
Access
Description1
7 to 5
N/A
Reserved.
4
LOGIC_INT
Read/write
0 = no interrupt.
1 = interrupt due to a general logic condition.
3
N/A
Reserved.
2
OVERFLOW_INT
Read/write
0 = no interrupt.
1 = interrupt due to an overflow condition.
1
GPI_INT
Read/write
This bit is not set by a GPI that has been configured to update the FIFO and event count.
This bit cannot be cleared until all GPI_x_INT bits are cleared.
0 = no interrupt.
1 = interrupt due to a general GPI condition.
0
EVENT_INT
Read/write
0 = no interrupt.
1 = interrupt due to key event (press/release), GPI event (GPI programmed for FIFO
updates), or logic event (programmed for FIFO updates).
1
Interrupt bits are cleared by writing a 1 to the flag; writing a 0 or reading the flag has no effect.
Status Register 0x02
Table 9. Status Bit Descriptions
Bit(s)
Bit Name
Access
Description
7
N/A
Reserved.
6
LOGIC_STAT
Read only
0 = output from logic block (LY) is low.
1 = output from logic block (LY) is high.
5
N/A
Reserved.
4 to 0
EC[4:0]
Read only
Event count value. Indicates how many events are currently stored on the FIFO.
FIFO_1 Register 0x03
Table 10. FIFO_1 Bit Descriptions
Bit(s)
Bit Name
Access
Description
7
EVENT1_STATE
Read only
This bit represents the state of the event that is recorded in the EVENT1_IDENTIFIER[6:0] bit.
For key events from Event 1 to Event 36, use the following settings:
1 = key is pressed.
0 = key is released.
For GPI and logic events from Event 37 to Event 48, use the following settings:
1 = GPI/logic is active.
0 = GPI/logic is inactive.
Active and inactive states for Event 37 to Event 48 are programmable.
6 to 0
EVENT1_IDENTIFIER[6:0]
Read only
Contains the event identifier for the pin. Refer to Table 11.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com